# Dual 1 W Output AMOLED Driver Supply

The NCP5810 is a dual-output DC/DC converter which can generate both a positive and a negative voltage. Both PWM converters achieve high efficiency for portable application. Thanks to the high output voltage accuracy and signal integrity the NCP5810 is particularly suitable for powering applications such as AMOLED display drivers. The output voltage of the inverter is fully configurable using external feedback resistors, where the output voltage of the boost is internally fixed. The switching regulator operates at 1.75 MHz which allows the use of small inductors and ceramic capacitors. In addition both converters are internally compensated which simplifies the design and reduces the PCB component count. Cycle-by-cycle peak current limit and thermal shut down provide value added features to protect the device. The NCP5810 is housed in low profile space-efficient 3x3 mm LLGA packages.

### Features

- High Overall Efficiency: 83% (Refer to Figure 4)
- Low Noise 1.75 MHz PWM DC/DC Converter
- Positive Output Fixed + 4.6 V
- Negative Output from 2.0 to 15.0 V
- High Output Voltage Accuracy
- Excellent Line Transient Rejection
- Soft Start to Limit Inrush Current
- Enable Control Facility with True-Cutoff
- Small LLGA 3x3 mm Packages
- These are Pb-Free Devices

### **Typical Applications**

- AMOLED Driver Supply
  - Cellular Phones
  - MP3 Player
  - Digital Cameras
  - Personal Digital Assistant and Portable Media Player
  - ♦ GPS




# **ON Semiconductor®**


http://onsemi.com



12 PIN LLGA MU SUFFIX CASE 513AD

### MARKING DIAGRAM






Exposed pad must be soldered to PCB Ground plane

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 12 of this data sheet.








Figure 2. Simplified Block Diagram

### PIN FUNCTION DESCRIPTION

Pin	Pin Name	Туре	Description	
1	VOUTP	OUTPUT	<b>Positive Power Output:</b> A filter capacitor is necessary on this pin for the stability of the loop, smooth the current flowing into the load, and limit the noise created by the fast transients press this circuitry. A 4.7 $\mu$ F ceramic bypass capacitor to GND is recommended. Care must be observated EMI through the PCB copper tracks connected to this pin.	
2	SWP	POWER	Switch LXP: Positive power switch pin where one end of the L1 inductor is connected. Typical application uses a 4.7 $\mu H$ inductor.	
3	PGND	POWER	<b>Power Ground:</b> This pin is the power ground and carries the high switching current. A high quality ground must be provided to avoid any noise spikes/uncontrolled operation. Care must be observed avoid high-density current flow in a limited PCB copper track.	
4	AGND	POWER	Analog Ground: This pin is the analog ground of the device notably used by VREF.	
5	VREF	OUTPUT	Voltage Reference: This output provides a 1.265 V voltage reference used notably for the negative feedback resistive network.	
6	VS	INPUT	<b>Positive Output Voltage Sense:</b> This pin is the output voltage sense input for the positive boost converter and must be connected to COUTP bypass capacitor.	
7	FBN	INPUT	<b>Feedback Negative:</b> This pin is the feedback voltage input for the negative Buck-Boost inverter. The middle point of a resistive bridge divider must be connected here. The resistive network must be connected between VREF and the anode of external Schottky.	
8	AVIN	POWER	Analog Power Supply: The external voltage supply is connected to this pin. A 4.7 $\mu$ F ceramic capacitor must be connected across this pin and the power ground to achieve the specified output power parameters.	
9	EN	INPUT	<b>Enable:</b> An active high logic level on this pin enables the circuit. A built-in pull-down resistor disal the device if the pin is left open. Also in disable condition the device provides a true cut-off from P to VOUTP and SWN.	
10	SWN	INPUT	Switch Negative: Negative power switch pin where one end of the L2 inductor is connected. Typica application uses a 4.7 $\mu$ H inductor.	
11	PVIN	POWER	<b>Power Supply:</b> This pin is the power supply of the device. A 4.7 $\mu$ F ceramic capacitor or larger must bypass this input to the ground. This capacitor should be placed as close as possible to this input.	
12	LXP	POWER	Switch LXP: The inductor should be connected between this node and SWP. This output supplies power from PVIN and gives a true-cut off function in disable condition.	

#### MAXIMUM RATINGS (Note 1)

Rating	Symbol	Value	Unit	
AVIN and PVIN Pin: Power Supply Voltage (Note 2)	V <sub>BAT</sub>	7.0	V	
EN Pin: Digital Logic Input (Note 2)	V <sub>EN</sub>	$-0.3 \leq V_{IN} \leq V_{BAT} + 0.3$	V	
LXP Pin: Output (Note 2)	V <sub>LXP</sub>	$-0.3 \leq V_{IN} \leq V_{BAT} + 0.3$	V	
VREF Pin: Output Reference Voltage (Note 2)	V <sub>VREF</sub>	$-0.3 \leq V_{IN} \leq V_{BAT} + 0.3$	V	
VS Pin: Input (Note 2)	V <sub>VS</sub>	+17	V	
SWN Pin: Output (Note 2)	V <sub>SWN</sub>	-17	V	
SWP Pin: Input (Note 2)	V <sub>SWP</sub>	9.8	V	
VOUTP Pin: Output (Note 2)	V <sub>VOUTP</sub>	+17	V	
FBN Pin: Input (Note 2)	V <sub>FBN</sub>	$-0.3 \leq V_{IN} \leq V_{BAT} + 0.3$	V	
Human Body Model (HBM) ESD Rating are (Note 3)	ESD HBM	2000	V	
Machine Model (MM) ESD Rating are (Note 3)	ESD MM	200	V	
Digital Input Voltage Digital Input Current	EN	$-0.3 \le V_{IN} \le V_{BAT} + 0.3$	V mA	
LLGA 3x3 mm package (Notes 6 and 7) Thermal Resistance Junction-to-Case	R <sub>θJC</sub>	12	°C/W	
Operating Ambient Temperature Range	T <sub>A</sub>	-40 to +85	°C	
Operating Junction Temperature Range	TJ	-40 to +125	°C	
Maximum Junction Temperature	T <sub>JMAX</sub>	+150	°C	
Storage Temperature Range	T <sub>STG</sub>	-65 to +150	°C	
Moisture Sensitivity (Note 5)	MSL	Level 1		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

NOTES:

1. Maximum electrical ratings are defined as those values beyond which damage to the device may occur at T<sub>A</sub> = 25°C

2. According to JEDEC standard JESD22-A108B.

- 3. This device series contains ESD protection and passes the following tests: Human Body Model (HBM) ±2.0 kV per JEDEC standard: JESD22–A114 for all pins. Machine Model (MM) ±200 V per JEDEC standard: JESD22–A115 for all pins.

- Latchup Current Maximum Rating: ±100 mA per JEDEC standard: JESD78., class II
   Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.
   The thermal shutdown set to 165°C (typical) avoids irreversible damage on the device due to power dissipation.
   The R<sub>0CA</sub> is dependent on the PCB heat dissipation. The maximum power dissipation (P<sub>D</sub>) is dependent on the min input voltage, the max output avoids and the device due to power dissipation. current and external components selected.

$$\mathsf{R}_{\theta\mathsf{C}\mathsf{A}} = \frac{125 - \mathsf{T}_{\mathsf{A}}}{\mathsf{P}_{\mathsf{D}}} - \mathsf{R}_{\theta\mathsf{J}\mathsf{C}}$$

ELECTRICAL CHARACTERISTICS Min & Max Limits apply for T <sub>A</sub> between -40°C to +85°C and V <sub>IN</sub> between 2.7 V to 4.6 V (Unless
otherwise noted). Typical values are referenced to $T_A = +25^{\circ}C$ and $V_{IN} = 3.7 V$ (Unless otherwise noted)

Symbol	Min	Тур	Max	Unit
V <sub>OUTP</sub>	4.55	4.6	4.65	V
IPEAKP_MAX	530	700	800	mA
P0 <sub>MOS</sub> R <sub>DSON</sub>	-	320	640	mΩ
N <sub>1MOS</sub> R <sub>DSON</sub>	-	300	600	mΩ
N <sub>1MOS</sub> L	-	0.05	0.5	μΑ
E <sub>FF</sub>	-	85	-	%
I <sub>OUTP</sub>	0 0	270 -	- 145	mA
L <sub>INE_RP</sub>	-	-	10	mV
L <sub>INE_TP</sub>	-	4	-	mV
P <sub>SRRP</sub>	-	60 40		dB
L <sub>OAD RP</sub>	-	-	0.5	%/100mA
L <sub>TRP</sub>	-	-	100	mV
-		+		4
V <sub>OUTN</sub>	-15	-	-2.0	V
IPEAKN_MAX	620	800	920	mA
P <sub>2MOS</sub> R <sub>DSON</sub>	_	700	1400	mΩ
P <sub>2MOS</sub> L	_	0.05	0.5	μΑ
E <sub>FF</sub>	-	80	-	%
P <sub>OUTN</sub>	- 0	175	_ 100	mA
O <sub>VR</sub>	-1 %	1.265	+1 %	V
F <sub>BVN</sub>	-2 %	0.632	+2 %	mV
F <sub>BICN</sub>	-50	-	50	nA
LINE_RN	-	-	20	mV
L <sub>INE_TN</sub>	_	4	-	mV
P <sub>SRRN</sub>		60 40		dB
L <sub>OAD RN</sub>	_	-	0.5	%/100mA
	Voutp           IPEAKP_MAX           P0MOS RDSON           N1MOS RDSON           N1MOS RDSON           N1MOS RDSON           LINE_RP           LINE_RP           LOAD_RP           LTRP           VOUTN           IPEAKN_MAX           PSRRP           UOAD_RP           LOAD_RP           LFF           OVOUTN           IPEAKN_MAX           P2MOS RDSON           P2MOS L           EFF           POUTN           FBVN           FBVN           LINE_RN           LINE_RN	Voutp         4.55           IPEAKP_MAX         530           POMOS RDSON         -           N1MOS RDSON         -           IMINOS RDSON         -           IUNE_RP         0           LINE_TP         -           PSRRP         -           LOAD_RP         -           LOAD_RP         -           VOUTN         -15           IPEAKN_MAX         620           P2MOS RDSON         -           P2MOS L         -           POUTN         -           EFF         -           POUTN         -           O         OVR           FBVN         -2 %           FBICN         -50           LINE_RN         -           FBICN         -50	Voutp         4.55         4.6           IPEAKP_MAX         530         700           P0MOS RDSON         -         320           N1MOS RDSON         -         300           N1MOS RDSON         -         0.05           EFF         -         85           IOUTP         0         270           0         -         4           PSRP         -         4           PSRP         -         60           LINE_TP         -         4           PSRP         -         60           LOAD_RP         -         -           UOTR         -15         -           VOUTN         -15         -           VOUTN         -15         -           VOUTN         -15         -           VOUTN         -15         -           IPEAKN_MAX         620         800           P2MOS         -         0.05           EFF         -         80           POUTN         -         175           OVR         -1%         1.265           FBVN         -2%         0.632           FBICN         -50	VOUTP         4.55         4.6         4.65 $IPEAKP_MAX$ 530         700         800           POMOS RDSON         -         320         640           N1MOS RDSON         -         300         600           N1MOS RDSON         -         0.05         0.5           EFF         -         85         -           IOUTP         0         270         -           IOUTP         0         270         -           INE_FP         -         4         -           PSRP         -         -         10           LINE_TP         -         4         -           PSRP         -         -         0.5           LTRP         -         -         100           VOUTN         -15         -         -2.0           VOUTN         -15         -         -2.0           VOUTN         -15         -         -2.0           PSRN         -         0.05         0.5           POMOS         -         700         1400           P2MOS         -         0.05         0.5           EFF         80         -

ELECTRICAL CHARACTERISTICS (Min & Max Limits apply for T <sub>A</sub> between -40°C to +85°C and V <sub>IN</sub> between 2.7 V to 4.6 V.
Typical values are referenced to T <sub>A</sub> = +25°C and V <sub>IN</sub> = 3.7 V, unless otherwise noted)

Rating	Symbol	Min	Тур	Max	Unit
Operational Power Supply	V <sub>IN</sub>	2.7	-	4.6	V
Internal Oscillator Frequency, $T_A$ = 25°C, $V_{IN}$ = 3.7 V	F <sub>OSC</sub>	1.6	1.75	1.9	MHz
Maximum Duty Cycle	M <sub>DCY</sub>	87	90	-	%
Stand by Current at $I_{OUTP} = I_{OUTN} = 0$ mA, EN = Low $V_{IN} = 4.2$ V, T <sub>A</sub> between 0 to +85°C	I <sub>STB</sub>	-	-	2.0	μΑ
Quiescent Current @ $V_{OUTN}$ = -5.4 V @ $T_A$ = +25°C Switching (Note 9) No Switching	Ι <sub>Q</sub>		1.5 1.0	3.0 -	mA
Soft Start Time to limit the Inrush Current	S <sub>ST</sub>	-	1.0	-	ms
Thermal Shut Down Protection	T <sub>SD</sub>	-	165	-	°C
Thermal Shut Down Protection Hysteresis	T <sub>SDH</sub>	-	15	-	°C
Voltage Input Logic Low	V <sub>IL</sub>	-	-	0.4	V
Voltage Input Logics High	V <sub>IH</sub>	1.2	-	-	V
EN pin Pull Down Resistance	R <sub>ENP</sub>	280	400	670	kΩ

NOTES:

8. Efficiency is defined by 100 \* (Pout / Pin), Vin = 3.1 to 4.2 V, L = VLF3010AT-4R7MR70 (DCR = 280 mΩ max, Isat = 700 mA), Load = 15 to 30 mA, Voutn = -5.4 V.

to 30 mA, voltn = -5.4 V. 9. Guaranteed by design and characterized. 10. Typical application circuit and components depicted Figure 1. 11. Tested at 25°C and guaranteed from -40°C to +85°C by characterization. 12. Line drop and rise between 3.4 to 2.9 V in 50  $\mu$ s at I<sub>OUT</sub> = 25 mA, V<sub>OUTN</sub> = -5.4 V. 13. Ripple = 0.2 V p-p at 25°C, Cout = 4.7  $\mu$ F, I<sub>OUT</sub> = 0 to 100 mA, V<sub>IN</sub> = 3.7 V. 14. I<sub>OUT</sub> from 0 to 100 mA. 15. Load ctop 10 to 90 mA and 90 to 10 mA rising and felling edge in 10  $\mu$ s. Cout = 4.7

15. Load step 10 to 90 mA and 90 to 10 mA, rising and falling edge in 10  $\mu$ s, Cout = 4.7  $\mu$ F, V<sub>IN</sub> = 3.7 V.

#### 80 80 V<sub>IN</sub> = 3.7 V V<sub>IN</sub> = 4.5 V EFFICIENCY (%) EFFICIENCY (%) 70 70 V<sub>IN</sub> = 3.7 V V<sub>IN</sub> = 2.9 V V<sub>IN</sub> = 2.9 V 60 60 V<sub>OUTN</sub> = -5.4 V V<sub>OUTN</sub> = -5.4 V 50 50 0 50 100 150 200 250 0 50 100 150 200 250 I<sub>OUT</sub> (mA) I<sub>OUT</sub> (mA) Figure 3. Efficiency vs. IOUT Figure 4. Efficiency vs. I<sub>OUT</sub>, L = MARUWA L = MARUWA CXFU0208-4R7 CXFU0208-4R7 plus Optional D2 NSR0320MW2 16 May 06 15:27:53 16 May 06 15:03:14 2420 Acqs Stopped 11330 Acqs Tek Stopped Tel Ch2 10.0mV M 400µs 625kS/s 1.6us/bi Ą, 1.6µs/pt Ch2 Ch4 10.0mV % Bw 20.0mA Ω Bw М 400µs 625kS/s А Аих 🔨 3.15V Figure 5. Line Transient Response VOUTP at 100 mA Figure 6. Line Transient Response V<sub>OUTN</sub> = -5.4 V, 1 VBAT, 500 mV/div DC, from 3.5 to 3.0 V in 50 $\mu s$ 100 mA 1 VBAT, 500 mV/div DC, from 3.5 to 3.0 V in 50 $\mu s$ 2 VOUTP, 10 mV/div AC, T = 400 $\mu$ s/div 2 VOUTN, 10 mV/div AC, T = 400 $\mu$ s/div 16 May 06 14:30:54 19040 Acqs 16 May 06 14:32:12 Stopped 8240 Acqs Tek Run Average 1 + 1.0 Ch1 5.02 M 200ns 1.25GS/s A Ch4 / 172mA 800ps/p M 200ns 1.25GS/s A Ch4 / 45.0mA 800ps/pt 50.0mA Ω Bw Ch4 100mA Ω Bw Ch4 Figure 7. Continuous Conduction Mode (CCM) Figure 8. Discontinuous Current Mode (DCM) 1 SWP, 5 V/div DC, 4 I<sub>LP</sub>, 100 mA/div, DC, I<sub>OUTP</sub> = 100 mA 1 SWP, 5 V/div, DC 4 I<sub>LP</sub>, 50 mA/div, DC, I<sub>OUTP</sub> = 20 mA

### **TYPICAL OPERATING CHARACTERISTICS**

Figures 7 and 8 have been done at VBAT = 3.7 V,  $V_{OUTN}$  = -5.4 V

## **TYPICAL OPERATING CHARACTERISTICS**




Figure 9. Continuous Conduction Mode (CCM) 1 SWN, 5 V/div DC, 4 I<sub>LN</sub>, 100 mA/div, DC, I<sub>OUTN</sub> = 100 mA




Figure 11. Positive Output Voltage Ripple in CCM 1  $V_{OUTP}$ , 10 mV/div AC, 4 I<sub>LP</sub>, 100 mA/div DC, I<sub>OUTP</sub> = 100 mA




Figure 10. Discontinuous Current Mode (DCM) 1 SWN, 5 V/div, DC 4 I<sub>LN</sub>, 50 mA/div, DC, I<sub>OUTN</sub> = 20 mA





Figure 12. Negative Output Voltage Ripple in CCM 1  $V_{OUTN}$ , 10 mV/div AC, 4 I<sub>LN</sub>, 100 mA/div DC, I<sub>OUTN</sub> = 100 mA



Figures 9 through 12 have been done at VBAT = 3.7 V and schematic depict Figure 1

### DETAILED OPERATING DESCRIPTION




Figure 14. Functional Block Diagram

### **Detailed Descriptions**

The NCP5810 is a dual-output DC/DC converter which can generate both a positive and a negative voltage. The output voltage of the inverter is fully configurable using external feedback resistors. The switching regulator operates at 1.75 MHz which allows the use of small inductors and ceramic capacitors. The both converters are internally compensated which simplifies the design and reduces the PCB component count. Cycle-by-cycle peak current limit and thermal provide value added features to protect the device.

#### **Boost Operation**

The internal oscillator provides a 1.75 MHz clock signal to trigger the PWM controller on each rising edge (SET signal) which starts a cycle. During this phase the low side MN1 switch is turned on thus increasing the current through the inductor L1. The switch current is measured by the SENSE CURRENT and added to the RAMP COMP signal. Then PWM COMPP compares the output of the adder and the signal from ERROR AMP. When the comparator threshold is exceeded, the MN1 power switch is turned off until the rising edge of the next clock cycle. In addition, there are five functions which can reset the flip-flop logic to switch off the MN1. The MAX DP monitors the pulse width and if it exceeds 88% (nom) of the cycle time the switch will be turned off. This limits the switch from being on for more than one cycle. IPEAK COMP compares the sensed inductor current with the IPEAK\_MAX threshold set at 700 mA (nom). If the current exceeds this value, the controller turns off the NMOS switch for the remainder of the cycle. This is a safety function to prevent any excessive current that could overload the inductor and the power stage. The boost regulator is internally compensated and provides a minimum of 45° phase margin.

#### **Buck-Boost Inverter Operation**

Figure 9 depicts the two intervals of the buck-boost operation in Continuous Conduction Mode (CCM) in a simplified way. During the first interval, the internal PMOS power switch is turned on and the external Schottky diode is reverse biased. The inductor stores energy through the battery while the load is supplied by the output capacitor to maintain regulation. During the second interval, the switch is turned off and the diode is forward biased, this allows the energy stored in the inductor to be supplied to both the load and the capacitor.

In CCM, the voltage ratio of a buck-boost inverter converter can be expressed as:

$$\frac{V_{OUT\_N}}{V_{IN}} = \frac{D}{1 - D} \text{ where } D = \frac{T_{ON}}{T_{SW}}$$

The internal oscillator provides a 1.75 MHz clock signal to trigger the PWM controller on each rising edge (SET signal) which starts a cycle. During this phase the high side PMOS switch is turned on thus increasing the current through the inductor. The switch current is measured by the SENSE CURRENT and added to the RAMP COMP signal. Then PWM COMPN compares the output of the adder and the signal from ERROR AMP. When the comparator threshold is exceeded, the PMOS power switch is turned off until the rising edge of the next clock cycle. In addition, there are five functions which can reset the flip-flop logic to switch off the NMOS. The MAX DUTY CYCLE COMP monitors the pulse width and if it exceeds 88% (nom) of the cycle time the switch will be turned off. This limits the switch from being on for more than one cycle. IPEAK COMP compares the sensed inductor current with the IPEAK MAX threshold set at 800 mA (nom). If the current exceeds this value, the controller turns off the PMOS switch for the remainder of the cycle. This is a safety function to prevent any excessive current that could overload the inductor and the power stage.

#### **Buck-Boost Compensation**

Basically the buck-boost inverter is internally compensated and provides a minimum of  $45^{\circ}$  phase margin. But a 10 pF (C6) feed-forward capacitor is needed to improved stability with C<sub>OUTN</sub> = 4.7  $\mu$ F (C4) used to

bypass VOUTN. Moreover in order to achieve excellent the line transient rejection in critical conduction mode two 10  $\mu$ F X5R in parallel for C<sub>OUTN</sub> can be used. In this case the feed-forward capacitor (C6) must be change from 10 pF to 68 pF as depicted Figure 15.




Figure 15. Inverter Compensation

#### **High Output Voltage Accuracy**

NCP5810 integrates a very accurate internal voltage reference (1% nom). Combined with the use of precision feedback resistors, the NCP5810 will achieve highly precise output voltages.

#### Excellent Line Transient Rejection and High Power Supply Rejection Ratio

High output voltage accuracy and signal integrity makes the NCP5810 the perfect solution for biasing Active Matrix OLED displays. In order to have a steady, clean display, OLEDs have to be biased by a very accurate voltage with high immunity to line and load transients. Both regulators have been specifically designed with high loop gain and high phase margin to satisfy the great constraints of AMOLED driving.

The boost converter features a high power supply rejection ratio of 60 dB (nom).

PSRR is defined by

$$-20LOG\left(\frac{OutputRipple}{VinRipple}
ight)$$

#### Enable

This input logic allows enabling and disabling the converter. An active high logic level on this pin enables the device. A built-in pull-down resistor disables the device if the pin is left open.

### **True Shut Down**

When in disable condition, the switch MP0 is turned off and truly isolates the battery from the output. The True shut down eliminates the leakage current from the battery to the load and significantly reduces battery consumption during disable condition, thus increasing battery life.

#### Inrush Current Limiting Circuitry

Before the NCP5810 boost converter is turned on, it is unknown whether the output capacitor COUTP is charged or discharged. If the output capacitor is discharged, a common boost converter shows high inductor inrush current at start-up. The internal circuitry of the NCP5810 has been carefully designed to limit the amplitude of the inrush current at start-up.

#### **Thermal Shutdown**

When the IC junction temperature exceeds  $165^{\circ}$ C (nom), the power section of the device is disabled. Normal operation will resume when the junction temperature drops below  $150^{\circ}$ C (nom).

### **Design Procedure**

#### **Buck-Boost Inverter Output Voltage Setting**

The output voltage of the buck-boost inverter is also adjusted using external feedback resistors, and can be set from -2 V down to -15 V. Unlike for the boost converter, the lower feedback resistor R2 does not use the ground as a reference but uses the reference voltage (nom 1.265 V). R2 is placed between the feedback pin FBN (nom 632 mV) and the reference pin REF. As for the boost converter, the current flowing out of the feedback resistors must be as low as possible to ensure high efficiency in low load conditions. Nevertheless the feedback resistor impedance must not be too high to keep good voltage accuracy. Therefore it is recommended to use values in the 10 k $\Omega$  to 100 k $\Omega$  range for the lower resistor R2. The upper feedback resistor R1 can calculated using the following equation:

$$\begin{aligned} \mathsf{R}_{1} &= \mathsf{R}_{2} \times \left( \frac{\mathsf{V}_{\mathsf{OUTN}} - \mathsf{V}_{\mathsf{FBN}}}{\mathsf{V}_{\mathsf{FBN}} - \mathsf{V}_{\mathsf{REF}}} \right) \\ \mathsf{But} : \mathsf{V}_{\mathsf{FBN}} &= \frac{\mathsf{V}_{\mathsf{REF}}}{2} \\ \mathsf{So:} \ \mathsf{R}_{1} &= \mathsf{R}_{2} \times \left( 1 + \frac{2 \times |\mathsf{V}_{\mathsf{OUTN}}|}{\mathsf{V}_{\mathsf{REF}}} \right) \end{aligned}$$

For example, should one need -5.4 V for V<sub>OUTN</sub>, if a 56 k $\Omega \pm 1\%$  is selected of R2, R1 should be selected according to the following equation:

$$R_1 = 56 \times \left(1 + \frac{2 \times 5.4}{1.265}\right) = 536 \text{ k}\Omega \pm 1\%$$

#### Inductor Selection

Three different electrical parameters need to be considered when selecting an inductor, the absolute value of the inductor, the saturation current and the DCR. During normal operation, the NCP5810 is intended to operate in Continuous Conduction Mode (CCM). The two equations below can be used to calculate the peak current for each converters:

$$I_{\text{PEAK}\_P} = \frac{I_{\text{OUT}\_P}}{\eta_P \times (1 - D_P)} + \frac{V_{\text{IN}} \times D_P}{2 \times L_P \times F}$$

For the boost converter

$$I_{\text{PEAK}\_N} = \frac{I_{\text{OUT}\_N} \times D_N}{\eta_N \times (1 - D_N)} + \frac{V_{\text{IN}} \times D_N}{2 \times L_N \times F}$$

For the buck-boost inverter

Where  $V_{IN}$  is the battery voltage,  $I_{OUT_X}$  is the load current, L the inductor value, F the switching frequency, and  $D_X$  the duty cycle.

The global converter efficiency  $\eta$  varies with load current. A good approximation is to use  $\eta = 0.8$  from the boost and  $\eta = 0.75$  for the buck-boost inverter. It is important to ensure that the inductor current rating is high enough such that it not saturate. As the inductor size is reduced, the peak current for a given set of conditions increases along with higher current ripple so it is not possible to deliver maximum output power at lower inductor values. Finally an acceptable DCR must be selected regarding losses in the coil and must be lower than  $300 \text{ m}\Omega$  to limit excessive voltage drop. In addition, as DCR is reduced, overall efficiency will improve. The inductor value should range between 2.7 µH and 6.8 µH, typically for each DC/DC converter, it is recommended to use a 4.7 µH low profile inductor. Some recommended inductors include but are not limited to:

TDK: VLF3010AT-4R7MR70 (1.0 mm)

TDK: MLP3216S2R7T (0.6 mm)

SUMIDA: CDH2D09BNP (1.0 mm)

MARUWA CXFU0208-4R7 (0.8 mm)

#### **Schottky Diode Selection**

An external diode is required for the rectification of the negative output. The reverse voltage rating of the selected diode must be equal to or greater than the difference between the output voltage of the inverter and the input voltage. The average current rating of the diode must be greater than the maximum output load current. The peak current rating must be larger than the maximum peak inductor current. It is recommended to use a Schottky diode with lower forward voltage to minimize the power dissipation and therefore to maximize the efficiency of the converter.

Also a particular care must be observed for parasitic capacitance versus reverse voltage and leakage current versus junction diode temperature. Both parameters are impacting the efficiency in low load condition and switching quiescent current.

Some recommended Schottky diodes include but are not limited to:

ON SEMICONDUCTOR: NSR0320MW2 ON SEMICONDUCTOR: RB521S30 ROHM: RSX051VA-30 PHILIPS: PMEG2005AEL

### Input and Output Capacitors

 $C_{OUTP}$  and  $C_{OUTN}$  store energy during the  $T_{OFF}$  phase and sustain the load during the  $T_{ON}$  phase. In order to minimize the output ripple, typically a 4.7 µF low ESR multi-layer ceramic capacitor type X5R is recommended. Moreover two 10 µF in parallel can be used to improved the line transient rejection in critical conduction mode of the inverter in this case see recommendation in Buck-Boost Compensation paragraph. To achieve high performances (signal integrity) one 4.7 µF 6.3 V X5R should be used to bypass the power input supply C<sub>INP</sub> (PVIN) and one 1.0 µF 6.3 V X5R to bypass the analog input supply C<sub>INA</sub> (AVIN).

Also a particular care must be observed for DC-bias effects in ceramic capacitor. Actually smaller the case-size and higher the DC bias voltage, the bigger drop in capacitance. For a stability viewpoint the percentage drop in capacitance for the chosen input or output operating voltage must be limit to 20%.

Some recommended capacitors include but are not limited to:

```
4.7 µF 6.3 V 0603
```

TDK: C1608X5R0J475MT TDK: CGB4B1X5R0J475M (0.5 mm)

4.7 μF 10 V 0805 TDK: C2012X5R1A475MT MURATA: GRM219R61A475KE

10.0 µF 6.3 V 0805

TDK: C2012X5R0J106M (0.95 mm max)

10.0 µF 10 V 0805

TDK: C2012X5R1A106MT (1.25 mm)

#### Layout Recommendations

The high speed operation of the NCP5810 demands careful attention to board layout and component placement. To prevent electromagnetic interference (EMI) problems and reduce voltage ripple of the device any high current copper trace which see high frequency switching should be optimized. Therefore, use short and wide traces for power current paths and for power ground tracks.

In this application both couples of elements formed by the Schottky diode D1 / capacitor C4 and D2 (optional) / C3 are in the high frequency switching path where current flow is discontinuous. These components (D1/C4) in one hand and (D2/C3) in other hand should be placed as close as possible to reduce parasitic inductance connection. Also it is important to minimize the area of the SWP and SWN nodes and used the ground plane under them to minimize cross-talk to sensitive signals and IC. The exposed pad of the package must be connected to ground plane of the board that is important for EMI and thermal management. Also, PGND and AGND pin connection must be connected to the ground plane. In addition, the inductors track connection L1, L2 and input bypass capacitor C1, C2 must be placed shortly to the NCP5810 pins connection to reduce EMI. Finally it is always good practice to keep the sensitive tracks such as feedback connection (VS and FBN) away from switching signal connections (SWP and SWN) by laying the tracks on the other side of PCB. Figure 16 show an example of optimized PCB layout.




Figure 16. Recommended PCB Layout

### Thermal Considerations

Careful attention must be paid to the internal power dissipation of the NCP5810. The power dissipation is a function of efficiency and output power. Hence, increasing the output power requires better components selection. For example, should one change inductors: larger inductor value (in micro Henri) and/or lower DCR may improve efficiency. Adding the optional Schottky diode D2 provides a lower drop when the current flowing from the inductor to the load, thereby improving the boost converter efficiency.

The exposed thermal pad that is designed to be soldered to the ground plane to used the PCB as a heatsink. This ground should then be connected to an internal copper ground plane with thermal via placed directly under the package to spread out the heat dissipated by the NCP5810 as depicted in Figure 16.

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCP5810MUTXG	LLGA-123x3 mm (Pb-Free)	3000 / Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


Demo Board Available:


• The NCP5810GEVB/D evaluation board that configures the device in typical application to supply constant voltage.

#### PACKAGE DIMENSIONS

**12 PIN LLGA MU SUFFIX** CASE 513AD **ISSUE A** 









NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION: MILLIMETERS.
   DIMENSION & APPLIES TO PLATED
- TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED 4 PAD AS WELL AS THE TERMINALS.



#### SOLDERING FOOTPRINT\*



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

#### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your loca Sales Representative