

DDR SDRAM UNBUFFERED DIMM

MT8VDDT1664A - 128MB MT8VDDT3264A - 256MB MT8VDDT6464A - 512MB

For the latest data sheet, please refer to the Micron[®] Web site: www.micron.com/products/modules

Figure 1: 184-Pin DIMM (MO-206)

Features

- 184-pin dual in-line memory module (DIMM)
- Fast data transfer rates: PC2100 or PC2700
- Utilizes 266 MT/s and 333 MT/s DDR SDRAM components
- 128MB (16 Meg x 64), 256MB (32 Meg x 64), and 512MB (64 Meg x 64)
- VDD = VDDQ = +2.5V
- VDDSPD = +2.3V to +3.6V
- 2.5V I/O (SSTL_2 compatible)
- Commands entered on each positive CK edge
- DQS edge-aligned with data for READs; centeraligned with data for WRITEs
- Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle
- Bidirectional data strobe (DQS) transmitted/ received with data—i.e., source-synchronous data capture
- Differential clock inputs (CK and CK#)
- Four internal device banks for concurrent operation
- Programmable burst lengths: 2, 4, or 8
- Auto precharge option
- Auto Refresh and Self Refresh Modes
- 15.625µs (128MB), 7.8125µs (256MB, 512MB) maximum average periodic refresh interval
- Serial Presence Detect (SPD) with EEPROM
- Programmable READ CAS latency
- Gold edge contacts

 Standard 1.25in. (31.75mm)

 Image: Constraint of the standard sta

Package 184-pin DIMM (standard) G Y 184-pin DIMM (lead-free)¹ Memory Clock/Speed, CAS Latency² 6ns (167 MHz), 333 MT/s, CL = 2.5 -335 7.5ns (133 MHz), 266 MT/s, CL = 2 -262^{1} $-26A^{1}$ 7.5ns (133 MHz), 266 MT/s, CL = 2 7.5ns (133 MHz), 266 MT/s, CL = 2.5 -265 PCB See page 2 note Standard 1.25in. (31.75mm) Low-Profile 1.15in. (29.21mm) See page 2 note

NOTE: 1. Consult Micron for product availability. 2. CL = CAS (READ) Latency

Table 1:Address Table

| | 128MB | 256MB | 512MB |
|------------------------|--------------------|--------------------|--------------------|
| Refresh Count | 4K | 8K | 8K |
| Row Addressing | 4K (A0–A11) | 8K (A0–A12) | 8K (A0–A12) |
| Device Bank Addressing | 4 (BA0, BA1) | 4 (BA0, BA1) | 4 (BA0, BA1) |
| Device Configuration | 128Mb (16 Meg x 8) | 256Mb (32 Meg x 8) | 512Mb (64 Meg x 8) |
| Column Addressing | 1K (A0–A9) | 1K (A0–A9) | 2K (A0–A9, A11) |
| Module Rank Addressing | 1 (SO#) | 1 (SO#) | 1 (SO#) |

OPTIONS

pdf: 09005aef80867ab3, source: 09005aef80867a99 DD8C16_32_64x64AG.fm - Rev. G 9/04 EN MARKING



Table 2: Part Numbers and Timing Parameters

| PART NUMBER | MODULE DENSITY | CONFIGURATION | MODULE BANDWITH | MEMORYCLOCK/ DATA RATE | LATENCY (CL - ^T RCD - ^T RP) |
|-------------------|-------------------|---------------|--------------------|---------------------------|--|
| MT8VDDT1664AG-335 | 128MB | 16 Meg x 64 | 2.7GB/s | 6ns/333MT/s | 2.5-3-3 |
| MT8VDDT1664AY-335 | 128MB | 16 Meg x 64 | 2.7GB/s | 6ns/333MT/s | 2.5-3-3 |
| MT8VDDT1664AG-262 | 128MB | 16 Meg x 64 | 2.1GB/s | 7.5ns/266MT/s | 2-2-2 |
| MT8VDDT1664AY-262 | 128MB | 16 Meg x 64 | 2.1GB/s | 7.5ns/266MT/s | 2-2-2 |
| MT8VDDT1664AG-26A | 128MB | 16 Meg x 64 | 2.1GB/s | 7.5ns/266MT/s | 2-3-3 |
| MT8VDDT1664AY-26A | 128MB | 16 Meg x 64 | 2.1GB/s | 7.5ns/266MT/s | 2-3-3 |
| MT8VDDT1664AG-265 | 128MB | 16 Meg x 64 | 2.1GB/s | 7.5ns/266MT/s | 2.5-3-3 |
| MT8VDDT1664AY-265 | 128MB | 16 Meg x 64 | 2.1GB/s | 7.5ns/266MT/s | 2.5-3-3 |
| MT8VDDT3264AG-335 | 256MB | 32 Meg x 64 | 2.7GB/s | 6ns/333MT/s | 2.5-3-3 |
| MT8VDDT3264AY-335 | 256MB | 32 Meg x 64 | 2.7GB/s | 6ns/333MT/s | 2.5-3-3 |
| MT8VDDT3264AG-262 | 256MB | 32 Meg x 64 | 2.1GB/s | 7.5ns/266MT/s | 2-2-2 |
| MT8VDDT3264AY-262 | 256MB | 32 Meg x 64 | 2.1GB/s | 7.5ns/266MT/s | 2-2-2 |
| MT8VDDT3264AG-26A | 256MB | 32 Meg x 64 | 2.1GB/s | 7.5ns/266MT/s | 2-3-3 |
| MT8VDDT3264AY-26A | 256MB | 32 Meg x 64 | 2.1GB/s | 7.5ns/266MT/s | 2-3-3 |
| MT8VDDT3264AG-265 | 256MB | 32 Meg x 64 | 2.1GB/s | 7.5ns/266MT/s | 2.5-3-3 |
| MT8VDDT3264AY-265 | 256MB | 32 Meg x 64 | 2.1GB/s | 7.5ns/266MT/s | 2.5-3-3 |
| MT8VDDT6464AG-335 | 512MB | 64 Meg x 64 | 2.7GB/s | 6ns/333MT/s | 2.5-3-3 |
| MT8VDDT6464AY-335 | 512MB | 64 Meg x 64 | 2.7GB/s | 6ns/333MT/s | 2.5-3-3 |
| MT8VDDT6464AG-262 | 512MB | 64 Meg x 64 | 2.1GB/s | 7.5ns/266MT/s | 2-2-2 |
| MT8VDDT6464AY-262 | 512MB | 64 Meg x 64 | 2.1GB/s | 7.5ns/266MT/s | 2-2-2 |
| MT8VDDT6464AG-26A | 512MB | 64 Meg x 64 | 2.1GB/s | 7.5ns/266MT/s | 2-3-3 |
| MT8VDDT6464AY-26A | 512MB | 64 Meg x 64 | 2.1GB/s | 7.5ns/266MT/s | 2-3-3 |
| MT8VDDT6464AG-265 | 512MB | 64 Meg x 64 | 2.1GB/s | 7.5ns/266MT/s | 2.5-3-3 |
| MT8VDDT6464AY-265 | 512MB | 64 Meg x 64 | 2.1GB/s | 7.5ns/266MT/s | 2.5-3-3 |

NOTE:

All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT8VDDT3264AG-265A1.



Table 3:

128MB, 256MB, 512MB (x64, SR) 184-PIN DDR SDRAM UDIMM

(184-Pin DIMM Front) PIN SYMBOL PIN SYMBOL SYMBOL PIN SYMBOL PIN 24 DO17 47 DNU 70 VDD 1 VREF 2 DQ0 25 DQS2 48 A0 71 NC 49 DNU DQ48 3 Vss 26 Vss 72 DO49 4 DO1 27 A9 50 Vss 73 DQ18 DNU 74 5 DQS0 28 51 Vss 29 A7 75 CK2# DQ2 52 BA1 6 53 CK2 7 Vdd 30 VddQ DQ32 76 77 DQ3 DQ19 54 VDDQ VDDQ 8 31 9 NC 32 A5 55 DQ33 78 DQS6 10 NC 33 DQ24 56 DQS4 79 DQ50 11 Vss 34 Vss 57 DQ34 80 DQ51 DQ25 Vss 12 DQ8 35 58 Vss 81 13 DO9 36 DOS3 59 BA0 82 NC 37 A4 DQ35 83 DQ56 14 DQS1 60 15 VDDQ 38 Vdd 61 DQ40 84 DQ57 16 CK1 39 DQ26 62 VDDQ 85 Vdd 17 CK1# 40 DQ27 63 WE# 86 DQS7 DQ41 87 **DQ58** 18 Vss 41 A2 64 DQ10 19 42 Vss 65 CAS# 88 DQ59 43 89 20 DQ11 A1 66 Vss Vss 90 DNU DQS5 NC 21 CKE0 44 67 22 45 DNU 68 DQ42 91 SDA VddQ 23 DQ16 69 92 SCL 46 VDD DQ43

Pin Assignment

Table 4: Pin Assignment (184-Pin DIMM Back)

| PIN | SYMBOL | PIN | SYMBOL | PIN | SYMBOL | PIN | SYMBOL |
|-----|--------|-----|--------|-----|--------|-----|--------|
| 93 | Vss | 116 | Vss | 139 | Vss | 162 | DQ47 |
| 94 | DQ4 | 117 | DQ21 | 140 | DNU | 163 | NC |
| 95 | DQ5 | 118 | A11 | 141 | A10 | 164 | VddQ |
| 96 | VddQ | 119 | DM2 | 142 | DNU | 165 | DQ52 |
| 97 | DM0 | 120 | Vdd | 143 | VddQ | 166 | DQ53 |
| 98 | DQ6 | 121 | DQ22 | 144 | DNU | 167 | NC |
| 99 | DQ7 | 122 | A8 | 145 | Vss | 168 | Vdd |
| 100 | Vss | 123 | DQ23 | 146 | DQ36 | 169 | DM6 |
| 101 | NC | 124 | Vss | 147 | DQ37 | 170 | DQ54 |
| 102 | NC | 125 | A6 | 148 | Vdd | 171 | DQ55 |
| 103 | NC | 126 | DQ28 | 149 | DM4 | 172 | Vdd |
| 104 | VddQ | 127 | DQ29 | 150 | DQ38 | 173 | NC |
| 105 | DQ12 | 128 | VddQ | 151 | DQ39 | 174 | DQ60 |
| 106 | DQ13 | 129 | DM3 | 152 | Vss | 175 | DQ61 |
| 107 | DM1 | 130 | A3 | 153 | DQ44 | 176 | Vss |
| 108 | Vdd | 131 | DQ30 | 154 | RAS# | 177 | DM7 |
| 109 | DQ14 | 132 | Vss | 155 | DQ45 | 178 | DQ62 |
| 110 | DQ15 | 133 | DQ31 | 156 | VddQ | 179 | DQ63 |
| 111 | DNU | 134 | DNU | 157 | S0# | 180 | VddQ |
| 112 | VddQ | 135 | DNU | 158 | DNU | 181 | SA0 |
| 113 | NC | 136 | VddQ | 159 | DM5 | 182 | SA1 |
| 114 | DQ20 | 137 | CK0 | 160 | Vss | 183 | SA2 |
| 115 | NC/A12 | 138 | CK0# | 161 | DQ46 | 184 | Vddspd |

NOTE:

Pin 115 is "No Connect" for 128MB, "A12" for 256MB and 512MB.

Figure 2: 184-Pin DIMM Pin Locations






Table 5:Pin Descriptions

Pin numbers may not correlate with symbols; refer to Pin Assignment tables on page 3 for more information

| PIN NUMBERS | SYMBOL | TYPE | DESCRIPTION |
|---|--|------------------|--|
| 63, 65, 154 | WE#, CAS#, RAS# | Input | Command Inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered. |
| 16, 17, 75, 76, 137, 138 | CK0, CK0#, CK1, CK1#, CK2, CK2# | Input | Clock: CK, CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK, and negative edge of CK#. Output data (DQs and DQS) is referenced to the crossings of CK and CK#. |
| 21 | CKEO | Input | Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock, input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all device banks idle), or ACTIVE POWER- DOWN (row ACTIVE in any device bank). CKE is synchronous for POWER-DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit and for disabling the outputs. CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK, CK# and CKE) are disabled during POWER-DOWN. Input buffers (excluding CKE) are disabled during SELF REFRESH. CKE is an SSTL_2 input but will detect an LVCMOS LOW level after VDD is applied and until CKE is first brought HIGH. After CKE is brought HIGH, it becomes an SSTL_2 input only. |
| 157 | SO# | Input | Chip Selects: S# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when S# is registered HIGH. S# is considered part of the command code. |
| 52, 59 | BA0, BA1 | Input | Bank Address: BA0 and BA1 define to which device bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. |
| 27, 29, 32, 37, 41, 43, 48, 115 (256MB, 512MB), 118, 122, 125, 130, 141 | A0–A11 (128MB) A0–A12 (256MB, 512MB) DQS0–DQS7 | Input | Address Inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective device bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one device bank (A10 LOW, device bank selected by BA0, BA1) or all device banks (A10 HIGH). The address inputs also provide the op-code during a MODE REGISTER SET command. BA0 and BA1 define which mode register (mode register or extended mode register) is loaded during the LOAD MODE REGISTER command. Data Strobe: Output with READ data, input with WRITE data. |
| 5, 14, 25, 36, 56, 67, 78, 86 | DQ\$0-DQ\$7 | Input/ Output | Data Strobe: Output with READ data, input with WRITE data. DQS is edge-aligned with READ data, centered in WRITE data. Used to capture data. |
| 97, 107, 119, 129, 149, 159, 169, 177 | DM0-DM7 | Input | Data Write Mask: DQS9-DQS16 function as DM0-DM7. DM LOW allows WRITE operation. DM HIGH blocks WRITE operation. DM lines do not affect READ operation. |



Table 5: Pin Descriptions (Continued)

Pin numbers may not correlate with symbols; refer to Pin Assignment tables on page 3 for more information

| PIN NUMBERS | SYMBOL | TYPE | DESCRIPTION |
|---|----------|------------------|---|
| 2, 4, 6, 8, 12, 13, 19, 20, 23, 24, 28, 31, 33, 35, 39, 40, 53, 55, 57, 60, 61, 64, 68, 69, 72, 73, 79, 80, 83, 84, 87, 88, 94, 95, 98, 99, 105, 106, 109, 110, 114, 117, 121, 123, 126, 127, 131, 133, 146, 147, 150, 151, 153, 155, 161, 162, 165, 166, 170, 171, 174, 175, 178, 179 | DQ0-DQ63 | Input/ Output | Data I/Os: Data bus. |
| 92 | SCL | Input | Serial Clock for Presence-Detect: SCL is used to synchronize the presence-detect data transfer to and from the module. |
| 181,182, 183 | SA0-SA2 | Input | Presence-Detect Address Inputs: These pins are used to configure the presence-detect device. |
| 91 | SDA | Input/ Output | Serial Presence-Detect Data: SDA is a bidirectional pin used to transfer addresses and data into and out of the presence-detect device. |
| 1 | VREF | Supply | SSTL_2 reference voltage. |
| 15, 22, 30, 54, 62, 77, 96, 104, 112, 128, 136, 143, 156, 164, 172, 180 | VDDQ | Supply | DQ Power Supply: +2.5V ±0.2V. |
| 7, 38, 46, 70, 85, 108, 120, 148, 168 | Vdd | Supply | Power Supply: +2.5V ±0.2V. |
| 3, 11, 18, 26, 34, 42, 50, 58, 66, 74, 81, 89, 93, 100, 116, 124, 132, 139, 145, 152, 160, 176 | Vss | Supply | Ground. |
| 184 | Vddspd | Supply | Serial EEPROM positive power supply: +2.3V to +3.6V. |
| 44, 45, 47, 49, 51, 111, 134, 135, 140, 142, 144, 158 | DNU | — | Do Not Use: These pins are not connected on these modules, but are assigned pins on other modules in this product family. |
| 9, 10, 71, 82, 90, 101, 102, 103, 113, 115 (128MB), 163, 167, 173 | NC | _ | No Connect: These pins should be left unconnected. |



S0#

128MB, 256MB, 512MB (x64, SR) 184-PIN DDR SDRAM UDIMM




Figure 3: Functional Block Diagram – Standard PCB



1. All resistor values are 22Ω unless otherwise specified.

BA0, BA1

RAS#

CAS#

WE#

CKE0

A0-A11 (128MB)

A0-A12 (256MB, 512MB)

Per industry standard, Micron utilizes various component speed grades as 2. referenced in the Module Part Numbering Guide at www.micron.com/numberquide.

SCL

WP

(512MB) Lead-free modules use the following DDR SDRAM devices:

MT46V16M8P (128MB), MT46V32M8P (256MB); MT46V64M8P (512MB)






Figure 4: Functional Block Diagram – Low-Profile PCB

NOTE:

- 1. All resistor values are 22Ω unless otherwise specified.
- Per industry standard, Micron utilizes various component speed grades as referenced in the Module Part Numbering Guide at <u>www.micron.com/numberguide</u>.
- To optimize system and loading and signal integrity for -335 speed grade, 3Ω stub resistors may be placed on command/address and control lines. Contact Micron CCG Applications for additional information.

the following DDR SDRAM devices: MT46V16M8TG (128MB), MT46V32M8TG (256MB); MT46V64M8TG (512MB)

Lead-free modules use the following DDR SDRAM devices: MT46V16M8P (128MB), MT46V32M8P (256MB); MT46V64M8P (512MB)



General Description

The MT8VDDT1664A, MT8VDDT3264A, and MT8VDDT6464A are high-speed CMOS, dynamic random-access, 128MB, 256MB, and 512MB memory modules organized in a x64 configuration. DDR SDRAM modules use internally configured quad-bank DDR SDRAM devices.

DDR SDRAM modules use a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR SDRAM module effectively consists of a single 2n-bit wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding *n*-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is an intermittent strobe transmitted by the DDR SDRAM during READs and by the memory controller during WRITES. DQS is edge-aligned with data for READs and center-aligned with data for WRITES.

DDR SDRAM modules operate from multiple differential clocks (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to DDR SDRAM modules are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the device bank and row to be accessed (BA0, BA1 select device bank; A0–A11 select device row for the 128MB module, A0–A12 select device row for the 256MB and 512MB modules). The address bits registered coincident with the READ or WRITE command are used to select the device bank and the starting device column location for the burst access.

DDR SDRAM modules provide for programmable read or write burst lengths of 2, 4, or 8 locations. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

128MB, 256MB, 512MB (x64, SR) 184-PIN DDR SDRAM UDIMM

The pipelined, multibank architecture of DDR SDRAM modules allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided, along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL_2. All outputs are SSTL_2, Class II compatible. For more information regarding DDR SDRAM operation, refer to the 128Mb, 256Mb, or 512Mb DDR SDRAM component data sheets.

Serial Presence-Detect Operation

These DDR SDRAM modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard I²C bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA (2:0), which provide eight unique DIMM/EEPROM addresses. Write protect (WP) is tied to ground on the module, permanently disabling hardware write protect.

Mode Register Definition

The mode register is used to define the specific mode of operation of DDR SDRAM devices. This definition includes the selection of a burst length, a burst type, a CAS latency and an operating mode, as shown in Figure 5, Mode Register Definition Diagram, on page 9. The mode register is programmed via the MODE REGISTER SET command (with BA0 = 0 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power (except for bit A8, which is self-clearing).

Reprogramming the mode register will not alter the contents of the memory, provided it is performed correctly. The mode register must be loaded (reloaded) when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Mode register bits A0–A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4–A6 specify the CAS latency, and A7–A11 (128MB) or A7–A12 (256MB, 512MB) specify the operating mode.



Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 6, Burst Definition Table, on page 10.

Burst Length

Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable, as shown in Figure 5, Mode Register Definition Diagram. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1-Ai when the burst length is set to two, by A2-Ai when the burst length is set to four, and by A3-Ai when the burst length is set to eight (where Ai is the most significant column address bit for a given configuration. See Note 5 of Figure 6, Burst Definition Table, on page 10). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both read and write bursts.

Read Latency

The READ latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The latency can be set to 2 or 2.5 clocks, as shown in Figure 6, CAS Latency Diagram, on page 10.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available nominally coincident with clock edge n + m. Table 7, CAS Latency (CL) Table, on page 10, indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

Figure 5: Mode Register Definition Diagram

| | | | | | 5 | | | | | | | |
|--|-----|----------|----------|----------|----------|----------|----------|------|----------|--------------------|--------|----------------------|
| 128MB Module BA1 BA0 A11 A10 | 49 | A8 | A7 | A6 | A5 | A4 | A3 | A | 2 A1 | A0 Addr | ess I | Bus |
| $\downarrow \downarrow \downarrow \downarrow \downarrow$ | | Ļ | | Ļ | Ļ | Ļ | Ļ | ļ | | Ļ | | |
| | 1 | <u> </u> | 1 | <u> </u> | <u> </u> | <u> </u> | <u> </u> | _ | <u> </u> | | | |
| /13/12/11/10/9 | - | 8/1 | - | 6 / | 5/ | 4 / | 3 / | 2 | /1/0 | | Regi | ister (Mx) |
| 0* 0* Operatin | зM | ode | CA | AS La | atenc | y Bi | ГВ | urst | Lengt | י 🖌 | | |
| * M13 and M12 (BA1 and BA0) must be "0, 0" to select the base mode register (vs. the extended mode register). | | | | | | | | | | | | |
| 256MB and 512MB N | ٨٥ | dul | 20 | | | | | | | | | |
| BA1 BA0 A12 A11 A10 | | | | Δ6 | Δ5 | Δ1 | Δ3 | ۵ | 2 Δ1 | A0 Addr | مدد 1 | Ruis |
| | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | I Audi | C33 L | 503 |
| | | 1 | Ļ | 1 | 1 | 1 | 1 | Ļ | | 1 | | |
| | | V | T | V | V | V | T | | V | <u> </u> | | |
| /14/13/12/11/10/9 | - | 8/7 | 1/1 | 6 / | 5 / | 4 / | 3 / | 2 | /1/(| | Regi | ster (Mx) |
| 0* 0* Operating | Лod | е | CA | AS La | atenc | y B1 | ΓВ | urst | Lengtl | י ו | | |
| | | | | | | | | | | | | |
| * M14 and M13 (BA1 and BA0) | | | | | | | | | Ļ | | | |
| must be "0, 0" to select the base mode register (vs. the | | | | | | | Г | | • | Bu | ırst I | .ength |
| extended mode register). | | | | | | | | 112 | M1 M0 | | | M3 = 1 |
| | | | | | | | - F | 0 | 0 0 | Reserve | | Reserved |
| | | | | | | | - H | 0 | 0 0 | Reserve | u | 2 |
| | | | | | | | - H | - | | 4 | | 4 |
| | | | | | | | - H | 0 | 1 0 | - | | |
| | | | | | | | ⊢ | 1 | 0 0 | 8 | | 8 |
| | | | | | | | ⊢ | 1 | 0 0 | Reserve | | Reserved |
| | | | | | | | ⊢ | 1 | 1 0 | Reserve Reserve | | Reserved |
| | | | | | | | ⊢ | 1 | 1 1 | Reserve | | Reserved Reserved |
| | | | | | | 1 | Ľ | | | Keserve | u | Keselveu |
| | | | | | Г | | | | | Durant Tran | | |
| | | | | | | M | | | | Burst Typ | | |
| | | | | | ┝ | 0 | | ┝ | | Sequentia | | |
| | | | | ļ | L | 1 | | | | Interleave | a | |
| | | | M | 5 M | 5 M | 4 | | C/ | AS Late | ncv | | |
| | | | 0 | 0 | | | | | Reserve | | | |
| | | | 0 | 0 | - | _ | | _ | Reserve | | | |
| | | | 0 | 1 | | - | | | 2 | - | | |
| | | | 0 | 1 | 1 | | | | Reserve | d | | |
| | | | | 0 | | - | | _ | Reserve | | | |
| | | | | 0 | | | | | Reserve | | | |
| | | | 1 | 1 | | | | | 2.5 | - | | |
| | | | | 1 | 1 | + | | 1 | Reserve | d | | |
| | | | <u> </u> | | | 1 | | | | - | | |
| M12 | M11 | M10 | Мо | MP | M7 | M | 6-M | 0 | Oper | ating Mode | | |
| 0 | 0 | 0 | 0 | 0 | 0 | | /alid | | | al Operatio | | |
| 0 | 0 | 0 | 0 | 1 | 0 | | /alid | | | al Operatio | | asot DU |
| 0 | - | - | 0 | | 0 | | - | | | her states n | _ | |
| - | - | | - | | - | | | | AILOL | HEI STUTES L | esel | veu |



Table 6: Burst Definition Table

| | ST/ | ARTII | NG | ORDER OF ACCESSES WITHIN A BURST | | | | | | |
|-----------------|-----|------------|------------|-------------------------------------|-----------------------|--|--|--|--|--|
| BURST LENGTH | CO | | 1N | TYPE = SEQUENTIAL | TYPE = INTERLEAVED | | | | | |
| 2 | | | A0 | | | | | | | |
| | | | 0 | 0-1 | 0-1 | | | | | |
| | | | 1 | 1-0 | 1-0 | | | | | |
| 4 | | A 1 | A0 | | | | | | | |
| | | 0 | 0 | 0-1-2-3 | 0-1-2-3 | | | | | |
| | | 0 | 1 | 1-2-3-0 | 1-0-3-2 | | | | | |
| | | 1 | 0 | 2-3-0-1 | 2-3-0-1 | | | | | |
| | | 1 | 1 | 3-0-1-2 | 3-2-1-0 | | | | | |
| 8 | A2 | A1 | A 0 | | | | | | | |
| | 0 | 0 | 0 | 0-1-2-3-4-5-6-7 | 0-1-2-3-4-5-6-7 | | | | | |
| | 0 | 0 | 1 | 1-2-3-4-5-6-7-0 | 1-0-3-2-5-4-7-6 | | | | | |
| | 0 | 1 | 0 | 2-3-4-5-6-7-0-1 | 2-3-0-1-6-7-4-5 | | | | | |
| | 0 | 1 | 1 | 3-4-5-6-7-0-1-2 | 3-2-1-0-7-6-5-4 | | | | | |
| | 1 | 0 | 0 | 4-5-6-7-0-1-2-3 | 4-5-6-7-0-1-2-3 | | | | | |
| | 1 | 0 | 1 | 5-6-7-0-1-2-3-4 | 5-4-7-6-1-0-3-2 | | | | | |
| | 1 | 1 | 0 | 6-7-0-1-2-3-4-5 | 6-7-4-5-2-3-0-1 | | | | | |
| | 1 | 1 | 1 | 7-0-1-2-3-4-5-6 | 7-6-5-4-3-2-1-0 | | | | | |

NOTE:

- 1. For a burst length of two, A1–A*i* select the twodata-element block; A0 selects the first access within the block.
- 2. For a burst length of four, A2–A*i* select the fourdata-element block; A0–A1 select the first access within the block.
- 3. For a burst length of eight, A3–A*i* select the eightdata-element block; A0–A2 select the first access within the block.
- 4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
- 5. *i* = 9 (128MB, 256MB) *i* = 9, 11 (512MB)

Table 7: CAS Latency (CL) Table

| | ALLOWABLE OPERATING CLOCK FREQUENCY (MHZ) | | | | | | |
|-------|--|--------------------|--|--|--|--|--|
| SPEED | CL = 2 | CL = 2.5 | | | | | |
| -335 | $75 \le f \le 133$ | $75 \le f \le 167$ | | | | | |
| -262 | $75 \le f \le 133$ | $75 \le f \le 133$ | | | | | |
| -26A | $75 \le f \le 133$ | $75 \le f \le 133$ | | | | | |
| -265 | $75 \le f \le 100$ | $75 \le f \le 133$ | | | | | |

128MB, 256MB, 512MB (x64, SR) 184-PIN DDR SDRAM UDIMM




Figure 6: CAS Latency Diagram

TRANSITIONING DATA

Operating Mode

The normal operating mode is selected by issuing a MODE REGISTER SET command with bits A7–A11 (128MB), or A7–A12 (256MB, 512MB) each set to zero, and bits A0–A6 set to the desired values. A DLL reset is initiated by issuing a MODE REGISTER SET command with bits A7 and A9–A11 (128MB), or A7 and A9–A12 (256MB, 512MB) each set to zero, bit A8 set to one, and bits A0–A6 set to the desired values. Although not required by the Micron device, JEDEC specifications recommend when a LOAD MODE REGISTER command is issued to reset the DLL, it should always be followed by a LOAD MODE REGISTER command to select normal operating mode.

All other combinations of values for A7–A11, or A7–A12, are reserved for future use and/or test modes. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

Extended Mode Register

The extended mode register controls functions beyond those controlled by the mode register; these additional functions are DLL enable/disable and output drive strength. These functions are controlled via the bits shown in Figure 7, Extended Mode Register Definition Diagram, on page 11. The extended mode register is programmed via the LOAD MODE REGIS-



TER command to the mode register (with BA0 = 1 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power. The enabling of the DLL should always be followed by a LOAD MODE REGISTER command to the mode register (BA0/BA1 both low) to reset the DLL.


The extended mode register must be loaded when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. (When the device exits self refresh mode, the DLL is enabled automatically.) Any time the DLL is enabled, 200 clock cycles with CKE HIGH must occur before a READ command can be issued.

128MB, 256MB, 512MB (x64, SR) 184-PIN DDR SDRAM UDIMM

Figure 7: Extended Mode Register Definition Diagram



NOTE:

- 1. BA1 and BA0 (E13 and E12 for 128MB, E14 and E13 for 256MB and 512MB) must be "0, 1" to select the Extended Mode Register (vs. the base Mode Register).
- 2. QFC# is not supported.



Commands

Table 8, Commands Truth Table, and Table 9, DM Operation Truth Table, provide a general reference of available commands. For a more detailed description of commands and operations, refer to the 128Mb, 256Mb, or 512Mb DDR SDRAM component data sheet.

Table 8: Commands Truth Table

CKE is HIGH for all commands shown except SELF REFRESH; all states and sequences not shown are illegal or reserved

| NAME (FUNCTION) | CS# | RAS# | CAS# | WE# | ADDR | NOTES |
|--|-----|------|------|-----|----------|-------|
| DESELECT (NOP) | Н | Х | Х | Х | Х | 1 |
| NO OPERATION (NOP) | L | Н | Н | Н | Х | 1 |
| ACTIVE (Select bank and activate row) | L | L | Н | Н | Bank/Row | 2 |
| READ (Select bank and column, and start READ burst) | L | Н | L | Н | Bank/Col | 3 |
| WRITE (Select bank and column, and start WRITE burst) | L | Н | L | L | Bank/Col | 3 |
| BURST TERMINATE | L | Н | Н | L | Х | 4 |
| PRECHARGE (Deactivate row in bank or banks) | L | L | Н | L | Code | 5 |
| AUTO REFRESH or SELF REFRESH (Enter self refresh mode) | L | L | L | Н | Х | 6, 7 |
| LOAD MODE REGISTER | L | L | L | L | Op-Code | 8 |

NOTE:

- 1. DESELECT and NOP are functionally interchangeable.
- 2. BA0-BA1 provide device bank address and A0-A11 (128MB) or A0-A12 (256MB, 512MB) provide row address.
- 3. BA0–BA1 provide device bank address; A0–A9 (128MB, 256MB) or A0–A9, A11 (512MB) provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), and A10 LOW disables the auto precharge feature.
- 4. Applies only to read bursts with auto precharge disabled; this command is undefined (and should not be used) for READ bursts with auto precharge enabled and for WRITE bursts.
- 5. A10 LOW: BA0–BA1 determine which device bank is precharged. A10 HIGH: all device banks are precharged and BA0– BA1 are "Don't Care."
- 6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
- 7. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 8. BA0-BA1 select either the mode register or the extended mode register (BA0 = 0, BA1 = 0 select the mode register; BA0 = 1, BA1 = 0 select extended mode register; other combinations of BA0-BA1 are reserved). A0-A11 (128MB) or A0-A12 (256MB, 512MB) provide the op-code to be written to the selected mode register.

Table 9:DM Operation Truth Table

Used to mask write data; provided coincident with the corresponding data

| NAME (FUNCTION) | DM | DQS |
|-----------------|----|-------|
| WRITE Enable | L | Valid |
| WRITE Inhibit | Н | Х |



Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the opera-

| Voltage on VDD Supply | Ve |
|----------------------------|----|
| Relative to Vss1V to +3.6V | |
| Voltage on VDDQ Supply | Ve |
| Relative to Vss1V to +3.6V | |
| Voltage on VREF and Inputs | Ve |
| Relative to Vss1V to +3.6V | |

tional sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

| Voltage on I/O Pins |
|--|
| Relative to Vss0.5V to VDDQ +0.5V |
| Operating Temperature |
| T_A (ambient) $0^{\circ}C$ to $+70^{\circ}C$ |
| Storage Temperature (plastic)55°C to +150°C |
| Short Circuit Output Current50mA |

Table 10: DC Electrical Characteristics and Operating Conditions

Notes: 1–5, 14, 48; notes appear on pages 19–22; $0^{\circ}C \le T_A \le +70^{\circ}C$

| PARAMETER/CONDITION | | SYMBOL | MIN | MAX | UNITS | NOTES |
|---|---|---------|-----------------------|-------------------|-------|------------|
| Supply Voltage | | Vdd | 2.3 | 2.7 | V | 32, 36 |
| I/O Supply Voltage | | VddQ | 2.3 | 2.7 | V | 32, 36, 39 |
| I/O Reference Voltage | | VREF | 0.49 x VDDQ | 0.51 x VDDQ | V | 6, 39 |
| I/O Termination Voltage (system) | | Vtt | VREF - 0.04 | VREF + 0.04 | V | 7, 39 |
| Input High (Logic 1) Voltage | | VIH(DC) | VREF + 0.15 | VDD + 0.3 | V | 25 |
| Input Low (Logic 0) Voltage | | VIL(DC) | -0.3 | Vref - 0.15 | V | 25 |
| INPUT LEAKAGE CURRENT ANY INPUT $0v \le VIN \le VDD$, VREF PIN $0v \le VIN \le 1.35V$ (All other pins not under test = 0V) | Command/ Address, RAS#, CAS#, WE#, S#, CKE CK0, CK0# CK1, CK1#, CK2, CK2# DM | li | -16 -4 -6 -2 | 16 4 6 2 | μΑ | 47 |
| OUTPUT LEAKAGE CURRENT (DQs are disabled; 0V ≤ Vout ≤ VddQ) | DQ, DQS | loz | -5 | 5 | μA | 47 |
| OUTPUT LEVELS: | • | Іон | -16.8 | - | mA | |
| High Current (Vout = VDDQ-0.373V, minimum VREF Low Current (Vout = 0.373V, maximum VREF, maxi | | Iol | 16.8 | - | mA | 33, 34 |

Table 11: AC Input Operating Conditions

Notes: 1–5, 12, 49; notes appear on pages 19–22; $0^{\circ}C \le T_A \le +70^{\circ}C$; VDD = VDDQ = +2.5V ±0.2V

| PARAMETER/CONDITION | SYMBOL | MIN | MAX | UNITS | NOTES |
|------------------------------|----------|--------------|--------------|-------|--------|
| Input High (Logic 1) Voltage | VIH(AC) | Vref + 0.310 | - | V | 25, 35 |
| Input Low (Logic 0) Voltage | Vil(ac) | - | Vref - 0.310 | V | 25, 35 |
| I/O Reference Voltage | Vref(ac) | 0.49 x VDDQ | 0.51 x VddQ | V | 6 |



Table 12: IDD Specifications and Conditions – 128MB

DDR SDRAM components only

Notes: 1–5, 8, 10, 12, 48; notes appear on pages 19–22; $0^{\circ}C \le T_A \le +70^{\circ}C$; VDD = VDDQ = +2.5V ±0.2V

| | | | MAX - | | | | |
|--|---|-------|-------|-------|---------------|-------|---------|
| PARAMETER/CONDITION | | SYM | -335 | -262 | -26A/ -265 | UNITS | NOTES |
| OPERATING CURRENT: One device bank; Active-Pr | recharge; ^t RC = ^t RC | IDD0 | 1,000 | 880 | 840 | mA | 20, 42 |
| (MIN); ^t CK = ^t CK (MIN); DQ, DM, and DQS inputs clock cycle; Address and control inputs changing clock cycles | | | | | | | |
| OPERATING CURRENT: One device bank; Active-Re | ead-Pre-charge; | IDD1 | 1,080 | 960 | 960 | mA | 20, 42 |
| Burst = 2; ^t RC = ^t RC (MIN); ^t CK = ^t CK (MIN); IOUT = control inputs changing once per clock cycle | 0mA; Address and | | | | | | |
| PRECHARGE POWER-DOWN STANDBY CURRENT: | All device banks | IDD2P | 24 | 24 | 24 | mA | 21, 28, |
| idle; Power-down mode; ^t CK = ^t CK (MIN); CKE = L | .OW | | | | | | 44 |
| IDLE STANDBY CURRENT: CS# = HIGH; All device b | oanks idle; | IDD2F | 360 | 360 | 320 | mA | 45 |
| ^t CK = ^t CK (MIN); CKE = HIGH; Address and other of changing once per clock cycle. VIN = VREF for DQ, | | | | | | | |
| ACTIVE POWER-DOWN STANDBY CURRENT: One | device bank active; | IDD3P | 200 | 200 | 160 | mA | 21, 28, |
| Power-down mode; ^t CK = ^t CK (MIN); CKE = LOW | | | | | | | 44 |
| ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH Active-Precharge; ^t RC = ^t RAS (MAX); ^t CK = ^t CK (MIN) inputs changing twice per clock cycle; Address and c changing once per clock cycle |); DQ, DM, and DQS | IDD3N | 400 | 400 | 360 | mA | 20, 41 |
| OPERATING CURRENT: Burst = 2; Reads; Continuou bank active; Address and control inputs changing cycle; ${}^{t}CK = {}^{t}CK$ (MIN); IOUT = 0mA | | IDD4R | 1,120 | 1,040 | 1,000 | mA | 20, 42 |
| OPERATING CURRENT: Burst = 2; Writes; Continue device bank active; Address and control inputs ch clock cycle; ^t CK = ^t CK (MIN); DQ, DM, and DQS inp per clock cycle | anging once per | IDD4W | 1,120 | 1,000 | 960 | mA | 20 |
| AUTO REFRESH CURRENT | t REFC = t RFC (MIN) | IDD5 | 2,120 | 1,760 | 1,760 | mA | 20, 44 |
| | ^t REFC = 15.625µs | IDD5A | 40 | 40 | 40 | mA | 24, 44 |
| SELF REFRESH CURRENT: CKE ≤ 0.2V | I ¹ | IDD6 | 24 | 24 | 16 | mA | 9 |
| OPERATING CURRENT: Four device bank interleav | ring READs (BL= 4) | IDD7 | 2,840 | 2,640 | 2,600 | mA | 20, 43 |
| with auto precharge, ^t RC = minimum ^t RC allowed Address and control inputs change only during A WRITE commands | | | | | | | |



Table 13: IDD Specifications and Conditions – 256MB

DDR SDRAM components only

Notes: 1–5, 8, 10, 12, 48; notes appear on pages 19–22; $0^{\circ}C \le T_A \le +70^{\circ}C$; VDD = VDDQ = +2.5V ±0.2V

| | | | | MAX | | | |
|---|---|-------|-------|-------|---------------|---------|---------|
| PARAMETER/CONDITION | | SYM | -335 | -262 | -26A/ -265 | UNITS | NOTES |
| OPERATING CURRENT: One device bank; Active-P | recharge; ^t RC = ^t RC | IDD0 | 1,000 | 1,000 | 960 | mA | 20, 42 |
| (MIN); ^t CK = ^t CK (MIN); DQ, DM, and DQS inputs clock cycle; Address and control inputs changing o cycles | | | | | | | |
| OPERATING CURRENT: One device bank; Active-R | ead-Pre-charge; | IDD1 | 1,360 | 1,280 | 1,160 | mA | 20, 42 |
| Burst = 4; ^t RC = ^t RC (MIN); ^t CK = ^t CK (MIN); IOUT = control inputs changing once per clock cycle | OmA; Address and | | | | | | |
| PRECHARGE POWER-DOWN STANDBY CURRENT: | All device banks | IDD2P | 32 | 32 | 32 | mA | 21, 28, |
| idle; Power-down mode; ^t CK = ^t CK (MIN); CKE = I | LOW | | | | | | 44 |
| IDLE STANDBY CURRENT: CS# = HIGH; All device | banks idle; | IDD2F | 400 | 360 | 360 | mA | 45 |
| ^t CK = ^t CK (MIN); CKE = HIGH; Address and other changing once per clock cycle. VIN = VREF for DQ, | | | | | | | |
| ACTIVE POWER-DOWN STANDBY CURRENT: One | IDD3P | 240 | 200 | 200 | mA | 21, 28, | |
| Power-down mode; ${}^{t}CK = {}^{t}CK$ (MIN); CKE = LOW | | | | | | | 44 |
| ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIG | H; One device bank; | IDD3N | 480 | 400 | 400 | mA | 20, 41 |
| Active-Precharge; ^t RC = ^t RAS (MAX); ^t CK = ^t CK (MIN inputs changing twice per clock cycle; Address and changing once per clock cycle | | | | | | | |
| OPERATING CURRENT: Burst = 2; Reads; Continuo bank active; Address and control inputs changing cycle; ^t CK = ^t CK (MIN); IOUT = 0mA | | IDD4R | 1,400 | 1,200 | 1,200 | mA | 20, 42 |
| OPERATING CURRENT: Burst = 2; Writes; Continue bank active; Address and control inputs changing | g once per clock | IDD4W | 1,400 | 1,200 | 1,200 | mA | 20 |
| cycle; ^t CK = ^t CK (MIN); DQ, DM, and DQS inputs o clock cycle | hanging twice per | | | | | | |
| AUTO REFRESH CURRENT | ^t REFC = ^t RFC (MIN) | IDD5 | 2,040 | 1,880 | 1,880 | mA | 20, 44 |
| | ^t REFC = 7.8125µs | IDD5A | 48 | 48 | 48 | mA | 24, 44 |
| SELF REFRESH CURRENT: CKE ≤ 0.2V | • | IDD6 | 32 | 32 | 32 | mA | 9 |
| OPERATING CURRENT: Four device bank interleav (BL= 4) with auto precharge, ^t RC = minimum ^t RC | _ | IDD7 | 3,280 | 2,800 | 2,800 | mA | 20, 43 |
| (MIN); Address and control inputs change only de or WRITE commands | | | | | | | |



Table 14: IDD Specifications and Conditions – 512MB

DDR SDRAM components only

Notes: 1–5, 8, 10, 12, 48; notes appear on pages 19–22; $0^{\circ}C \le T_A \le +70^{\circ}C$; VDD = VDDQ = +2.5V ±0.2V

| | | | | MAX | | | |
|--|--|-------|-------|-------|---------------|-------|---------------|
| PARAMETER/CONDITION | | SYM | -335 | -262 | -26A/ -265 | UNITS | NOTES |
| OPERATING CURRENT: One device bank; Active-Pred | charge; ^t RC = ^t RC | IDD0 | 1,040 | 1,040 | 920 | mA | 20, 42 |
| (MIN); ^t CK = ^t CK (MIN); DQ, DM, and DQS inputs char cycle; Address and control inputs changing once eve | | | | | | | |
| OPERATING CURRENT: One device bank; Active-Rea = 4; ^t RC = ^t RC (MIN); ^t CK = ^t CK (MIN); lout = 0mA; A inputs changing once per clock cycle | U | IDD1 | 1,280 | 1,280 | 1,160 | mA | 20, 42 |
| PRECHARGE POWER-DOWN STANDBY CURRENT: AI Power-down mode; ^t CK = ^t CK (MIN); CKE = LOW | II device banks idle; | IDD2P | 40 | 40 | 40 | mA | 21, 28, 44 |
| IDLE STANDBY CURRENT: CS# = HIGH; All device bar ^t CK = ^t CK (MIN); CKE = HIGH; Address and other con changing once per clock cycle. VIN = VREF for DQ, DQ | IDD2F | 360 | 360 | 320 | mA | 45 | |
| ACTIVE POWER-DOWN STANDBY CURRENT: One de Power-down mode; ^t CK = ^t CK (MIN); CKE = LOW | evice bank active; | IDD3P | 280 | 280 | 240 | mA | 21, 28, 44 |
| ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGI Active-Precharge; ^t RC = ^t RAS (MAX); ^t CK = ^t CK (MIN inputs changing twice per clock cycle; Address and c changing once per clock cycle |); DQ, DM, and DQS | IDD3N | 400 | 400 | 360 | mA | 41 |
| OPERATING CURRENT: Burst = 2; Reads; Continuous bank active; Address and control inputs changing o ^t CK = ^t CK (MIN); IOUT = 0mA | | IDD4R | 1,320 | 1,320 | 1,160 | mA | 20, 42 |
| OPERATING CURRENT: Burst = 2; Writes; Continuous bank active; Address and control inputs changing or ${}^{t}CK = {}^{t}CK$ (MIN); DQ, DM, and DQS inputs changing | nce per clock cycle; | IDD4W | 1,400 | 1,240 | 1,080 | mA | 20 |
| AUTO REFRESH CURRENT | ^t REFC = ^t RFC (MIN) | IDD5 | 2,320 | 2,320 | 2,240 | mA | 20, 44 |
| - | ^t REFC = 7.8125µs | IDD5A | 80 | 80 | 80 | mA | 24, 44 |
| SELF REFRESH CURRENT: CKE ≤ 0.2V | | IDD6 | 40 | 40 | 40 | mA | 9 |
| SELF REFRESH CURRENT: CKE \leq 0.2V OPERATING CURRENT: Four device bank interleaving READs (BL = 4) with auto precharge, ^t RC = minimum ^t RC allowed; ^t CK = ^t CK (MIN); Address and control inputs change only during Active, READ, or WRITE commands | | | 3,240 | 3,200 | 2,800 | mA | 20, 43 |

Table 15:Capacitance

Note: 11; notes appear on pages 19-22

| PARAMETER | SYMBOL | MIN | MAX | UNITS |
|--|--------|------|------|-------|
| Input/Output Capacitance: DQ, DQS | Сю | 4.0 | 5.0 | рF |
| Input Capacitance: Command and Address, S#, CKE | Ci1 | 16.0 | 24.0 | рF |
| Input Capacitance: CK0, CK0# (Standard PCB) | CI2 | 10.0 | 12.0 | рF |
| Input Capacitance: CK1, CK1#; CK2, CK2# (Standard PCB) | CI3 | 9.0 | 12.0 | pF |



Table 16: DDR SDRAM Component Electrical Characteristics and Recommended AC Operating Conditions

Notes: 1–5, 12–15, 29, 49; notes appear on pages 19–22; $0^{\circ}C \le T_A \le +70^{\circ}C$; VDD = VDDQ = +2.5V ±0.2V

| AC CHARACTE | RISTICS | | -3 | 35 | -2 | 62 | -26A | /-265 | | |
|--|--|------------------------------|---------------------------------------|-------------------|---------------------------------------|-------------------|---------------------------------------|-------------------|-----------------|--------|
| PARAMETER | | SYM | MIN | MAX | MIN | MAX | MIN | MAX | UNITS | NOTES |
| Access window of DQs from Ck | K/CK# | ^t AC | -0.70 | +0.70 | -0.75 | +0.75 | -0.75 | +0.75 | ns | |
| CK high-level width | | ^t CH | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | ^t CK | 26 |
| CK low-level width | | ^t CL | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | ^t CK | 26 |
| Clock cycle time | CL = 2.5 | ^t CK (2.5) | 6 | 12 | 7.5 | 13 | 7.5 | 13 | ns | 40, 46 |
| | CL = 2 | ^t CK (2) | 7.5 | 12 | 7.5/10 | 13 | 7.5/10 | 13 | ns | 40, 46 |
| DQ and DM input hold time re | lative to DQS | ^t DH | 0.45 | | 0.5 | | 0.5 | | ns | 23, 27 |
| DQ and DM input setup time r | Q and DM input setup time relative to DQS | | 0.45 | | 0.5 | | 0.5 | | ns | 23, 27 |
| DQ and DM input pulse width input) | (for each | ^t DIPW | 1.75 | | 1.75 | | 1.75 | | ns | 27 |
| Access window of DQS from CH | <td>^tDQSCK</td> <td>-0.60</td> <td>+0.60</td> <td>-0.75</td> <td>+0.75</td> <td>-0.75</td> <td>+0.75</td> <td>ns</td> <td></td> | ^t DQSCK | -0.60 | +0.60 | -0.75 | +0.75 | -0.75 | +0.75 | ns | |
| DQS input high pulse width | | ^t DQSH | 0.35 | | 0.35 | | 0.35 | | ^t CK | |
| DQS input low pulse width | | ^t DQSL | 0.35 | | 0.35 | | 0.35 | | ^t CK | |
| DQS-DQ skew, DQS to last DQ group, per access | valid, per | ^t DQSQ | | 0.45 | | 0.5 | | 0.5 | ns | 22, 23 |
| Write command to first DQS la transition | tching | ^t DQSS | 0.75 | 1.25 | 0.75 | 1.25 | 0.75 | 1.25 | ^t CK | |
| DQS falling edge to CK rising - | ^t DSS | 0.2 | | 0.2 | | 0.2 | | ^t CK | | |
| DQS falling edge from CK risin | ^t DSH | 0.2 | | 0.2 | | 0.2 | | ^t CK | | |
| Half clock period | | ^t HP | ^t CH | , ^t CL | ^t CH | , ^t CL | ^t CH | , ^t CL | ns | 30 |
| Data-outhigh-impedancewindowfromCK/ CK# | | ^t HZ | | +0.70 | | +0.75 | | +0.75 | ns | 16, 37 |
| Data-outlow-impedancewindo | Data-outlow-impedancewindowfromCK/CK# | | -0.70 | | -0.75 | | -0.75 | | ns | 16, 37 |
| Address and control input hold slew rate) | l time (fast | ^t IH _F | 0.75 | | 0.90 | | 0.90 | | ns | 12 |
| Address and control input setu slew rate) | p time (fast | ^t IS _F | 0.75 | | 0.90 | | 0.90 | | ns | 12 |
| Address and control input hold slew rate) | time (slow | ^t IH _S | 0.80 | | 1 | | 1 | | ns | 12 |
| Address and control input setu slew rate) | p time (slow | ^t IS _S | 0.80 | | 1 | | 1 | | ns | 12 |
| Address and Control input pulse each input) | width (for | ^t IPW | 2.2 | | 2.2 | | 2.2 | | ns | |
| LOAD MODE REGISTER comma | nd cycle time | ^t MRD | 12 | | 15 | | 15 | | ns | |
| DQ-DQS hold, DQS to first DQ valid, per access | to go non- | ^t QH | ^t hp - ^t qhs | | ^t HP - ^t QHS | | ^t hp - ^t qhs | | ns | 22, 23 |
| Data hold skew factor | | ^t QHS | | 0.55 | | 0.75 | | 0.75 | ns | |
| ACTIVE to PRECHARGE comma | nd | ^t RAS | 42 | 70,000 | 40 | 120,000 | 40 | 120,000 | ns | 31, 49 |
| ACTIVE to READ with auto pre- command | charge | ^t RAP | 15 | | 15 | | 20 | | ns | |
| ACTIVEto ACTIVE/AUTO REFRE | SH command | ^t RC | 60 | | 60 | | 65 | | ns | |
| AUTO REFRESH command perio | bd | ^t RFC | 72 | | 75 | | 75 | | ns | 44 |
| ACTIVE to READ or WRITE dela | ıy | ^t RCD | 15 | | 15 | | 20 | | ns | |
| PRECHARGE command period | | ^t RP | 15 | | 15 | | 20 | | ns | |




Table 16: DDR SDRAM Component Electrical Characteristics and Recommended AC **Operating Conditions (Continued)** Notes: 1–5, 12–15, 29, 49; notes appear on pages 19–22; $0^{\circ}C \le T_A \le +70^{\circ}C$; VDD = VDDQ = +2.5V ±0.2V

| AC CHARACTE | RISTICS | | -3 | 35 | -2 | 62 | -26A | /-265 | | |
|--------------------------------------|------------------|--------------------|--------------------------------|-------|-------------------------------------|-------|--|-------|-----------------|--------|
| PARAMETER | | SYM | MIN | MAX | MIN | MAX | MIN | MAX | UNITS | NOTES |
| DQS read preamble | QS read preamble | | 0.9 | 1.1 | 0.9 | 1.1 | 0.9 | 1.1 | ^t CK | 38 |
| DQS read postamble | | ^t RPST | 0.4 | 0.6 | 0.4 | 0.6 | 0.4 | 0.6 | ^t CK | 38 |
| ACTIVE bank a to ACTIVE bank | b command | ^t RRD | 12 | | 15 | | 15 | | ns | |
| DQS write preamble | | ^t WPRE | 0.25 | | 0.25 | | 0.25 | | ^t CK | |
| DQS write preamble setup time | 9 | ^t WPRES | 0 | | 0 | | 0 | | ns | 18, 19 |
| DQS write postamble | | ^t WPST | 0.4 | 0.6 | 0.4 | 0.6 | 0.4 | 0.6 | ^t CK | 17 |
| Write recovery time | | ^t WR | 15 | | 15 | | 15 | | ns | |
| Internal WRITE to READ command delay | | ^t WTR | 1 | | 1 | | 1 | | ^t CK | |
| Data valid output window | | na | ^t QH - ^t | DQSQ | ^t QH - ^t DQSQ | | DSQ ^t QH - ^t DQS | | ns | 22 |
| REFRESH to REFRESH command | 128MB | | | 140.6 | | 140.6 | | 140.6 | μs | 21 |
| interval | 256MB, 512MB | ^t REFC | | 70.3 | | 70.3 | | 70.3 | μs | 21 |
| Average periodic refresh | 128MB | | | 15.6 | | 15.6 | | 15.6 | μs | 21 |
| interval | 256MB, 512MB | ^t REFI | | 7.8 | | 7.8 | | 7.8 | μs | 21 |
| Terminating voltage delay to V | DD | ^t VTD | 0 | | 0 | | 0 | | ns | |
| Exit SELF REFRESH to non-READ |) command | ^t XSNR | 75 | | 75 | | 75 | | ns | |
| Exit SELF REFRESH to READ con | nmand | ^t XSRD | 200 | | 200 | | 200 | | ^t CK | |



Notes

- 1. All voltages referenced to Vss.
- 2. Tests for AC timing, Idd, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Outputs measured with equivalent load:



- 4. AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK/CK#), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 1V/ns in the range between VIL(AC) and VIH(AC).
- 5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
- 6. VREF is expected to equal VddQ/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on VREF may not exceed ±2 percent of the DC value. From VDDQ/2, VREF is allowed ±25mV for DC error and an additional ±25mV for AC noise, measured at the nearest VREF bypass capacitor.
- 7. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF, and must track variations in the DC level of VREF.
- 8. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time at CL = 2 for -26A and CL = 2.5 for -335 and -265 with the outputs open.
- 9. Enables on-chip refresh and address counters.
- 10. IDD specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.
- 11. This parameter is sampled. VDD = $+2.5V \pm 0.2V$, VDDQ = $+2.5V \pm 0.2V$, VREF = Vss, f = 100 MHz, T_A = 25° C, VOUT(DC) = VDDQ/2, VOUT (peak to peak) =

0.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.

- 12. For slew rates < 1 V/ns and ≥ 0.5 Vns. If slew rate is less than 0.5 V/ns, timing must be derated: ^tIS has an additional 50ps per each 100 mV/ns reduction in slew rate from 500 mV/ns, while ^tIH is unaffected. If slew rate exceeds 4.5V/ns, functionality is uncertain.
- 13. The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross; the input reference level for signals other than CK/CK# is VREF.
- 14. Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before Vref stabilizes, CKE \leq 0.3 x VDDQ is recognized as LOW.
- 15. The output timing reference level, as measured at the timing reference point indicated in Note 3, is VTT.
- 16. ^tHZ and ^tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).
- 17. The intent of the Don't Care state after completion of the postamble is the DQS-driven signal should either be high, low, or high-Z and that any signal transition within the input switching region must follow valid input requirements. That is, if DQS transitions high (above VIHDC (MIN) then it must not transition low (below VIHDC) prior to ^tDQSH (MIN).
- 18. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
- 19. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on ^tDQSS.
- 20. MIN (^tRC or ^tRFC) for IDD measurements is the smallest multiple of ^tCK that meets the minimum absolute value for the respective parameter. ^tRAS (MAX) for IDD measurements is the largest multiple of ^tCK that meets the maximum absolute value for ^tRAS.
- The refresh period 64ms. This equates to an average refresh rate of 15.625μs (128MB), or 7.8125μs (256MB, 512MB). However, an AUTO REFRESH command must be asserted at least once every 140.6μs (128MB) or 70.3μs (256MB, 512MB); burst



refreshing or posting by the DRAM controller greater than eight refresh cycles is not allowed.

- 22. The valid data window is derived by achieving other specifications: ^tHP (^tCK/2), ^tDQSQ, and ^tQH (^tQH = ^tHP ^tQHS). The data valid window derates directly porportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55, beyond which functionality is uncertain. Figure 8, Derating Data Valid Window, shows derating curves for duty cycles ranging between 50/50 and 45/55.
- 23. Each byte lane has a corresponding DQS.
- 24. This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command period (^tRFC [MIN]) else CKE is LOW (i.e., during standby).
- 25. To maintain a valid level, the transitioning edge of the input must:
 - a. Sustain a constant slew rate from the current AC level through to the target AC level, VIL(AC) or VIH(AC).

- b. Reach at least the target AC level.
- c. After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC).
- 26. CK and CK# input slew rate must be $\geq 1V/ns$ ($\leq 2V/ns$ differentially).
- 27. DQ and DM input slew rates must not deviate from DQS by more than 10 percent. If the DQ/ DM/DQS slew rate is less than 0.5V/ns, timing must be derated: 50ps must be added to ^tDS and ^tDH for each 100mv/ns reduction in slew rate. If slew rate exceeds 4 V/ns, functionality is uncertain.
- 28. VDD must not vary more than 4 percent if CKE is not active while any bank is active.
- 29. The clock is allowed up to ± 150 ps of jitter. Each timing parameter is allowed to vary by the same amount.
- 30. ^tHP min is the lesser of ^tCL minimum and ^tCH minimum actually applied to the device CK and CK# inputs, collectively during bank active.




Figure 8: Derating Data Valid Window



- 31. READs and WRITEs with auto precharge are not allowed to be issued until ^tRAS(min) can be satisfied prior to the internal precharge command being issued.
- 32. Any positive glitch in the nominal voltage must be less than 1/3 of the clock and not more than +400mV or 2.9V, whichever is less. Any negative glitch must be less than 1/3 of the clock cycle and not exceed either -300mV or 2.2V, whichever is more positive.
- 33. Normal Output Drive Curves:
 - a. The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 9, Pull-Down Characteristics.
 - b. The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 9, Pull-Down Characteristics.
 - c. The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 10, Pull-Up Characteristics.
 - d. The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 10, Pull-Up Characteristics.
 - e. The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between 0.71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0V, and at the same voltage and temperature.

- f. The full variation in the ratio of the nominal pull-up to pull-down current should be unity ± 10 percent, for device drain-to-source voltages from 0.1V to 1.0V.
- 34. The voltage levels used are derived from a minimum VDD level and the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.
- 35. VIH overshoot: VIH(MAX) = VDDQ + 1.5V for a pulse width \leq 3ns and the pulse width cannot be greater than 1/3 of the cycle rate. VIL undershoot: VIL (MIN) = -1.5V for a pulse width \leq 3ns and the pulse width cannot be greater than 1/3 of the cycle rate.
- 36. VDD and VDDQ must track each other.
- 37. ^tHZ (MAX) will prevail over ^tDQSCK (MAX) + ^tRPST (MAX) condition. ^tLZ (MIN) will prevail over ^tDQSCK (MIN) + ^tRPRE (MAX) condition.
- 38. ^tRPST end point and ^tRPRE begin point are not referenced to a specific voltage level but specify when the device output is no longer driving (^tRPST), or begins driving (^tRPRE).
- 39. During initialization, VDDQ, VTT, and VREF must be equal to or less than VDD + 0.3V. Alternatively, VTT may be 1.35V maximum during power up, even if VDD/VDDQ are 0V, provided a minimum of 42Ω of series resistance is used between the VTT supply and the input pin.
- 40. The current Micron part operates below the slowest JEDEC operating frequency of 83 MHz. As such, future die may not reflect this option.
- 41. For the -335, -262, -26A and -265 modules, IDD3N is specified to be 35mA per DDR SDRAM device at 100 MHz.
- 42. Random addressing changing and 50 percent of data changing at every transfer.





Figure 9: Pull-Down Characteristics








- 43. Random addressing changing and 100 percent of data changing at every transfer.
- 44. CKE must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge, until ^tRFC has been satisfied.
- 45. IDD2N specifies the DQ, DQS, and DM to be driven to a valid high or low logic level. IDD2Q is similar to IDD2F except IDD2Q specifies the address and control inputs to remain stable. Although IDD2F, IDD2N, and IDD2Q are similar, IDD2F is "worst case."
- 46. Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset, followed by 200 clock cycles before any READ command.
- 47. Leakage number reflects the worst case leakage possible through the module pin, not what each memory device contributes.
- 48. When an input signal is HIGH or LOW, it is defined as a steady state logic HIGH or LOW.
- 49. The -335 speed grade will operate with ^tRAS (MIN) = 40ns and ^tRAS (MAX) = 120,000ns at any slower frequency.



Initialization

To ensure device operation the DRAM must be initialized as described below:

- 1. Simultaneously apply power to VDD and VDDQ.
- 2. Apply VREF and then VTT power.
- 3. Assert and hold CKE at a LVCMOS logic low.
- 4. Provide stable CLOCK signals.
- 5. Wait at least 200µs.
- 6. Bring CKE high and provide at least one NOP or DESELECT command. At this point the CKE input changes from a LVCMOS input to a SSTL2 input only and will remain a SSTL_2 input unless a power cycle occurs.
- 7. Perform a PRECHARGE ALL command.
- 8. Wait at least ^tRP time, during this time NOPs or DESELECT commands must be given.
- 9. Using the LMR command program the Extended Mode Register (E0 = 0 to enable the DLL and E1 = 0 for normal drive or E1 = 1 for reduced drive, E2 through En must be set to 0; where n = most significant bit).
- 10. Wait at least ^tMRD time, only NOPs or DESELECT commands are allowed.
- 11. Using the LMR command program the Mode Register to set operating parameters and to reset the DLL. Note at least 200 clock cycles are required between a DLL reset and any READ command.
- 12. Wait at least ^tMRD time, only NOPs or DESELECT commands are allowed.
- 13. Issue a PRECHARGE ALL command.
- 14. Wait at least ^tRP time, only NOPs or DESELECT commands are allowed.
- 15. Issue an AUTO REFRESH command (Note this may be moved prior to step 13).
- 16. Wait at least ^tRFC time, only NOPs or DESELECT commands are allowed.
- 17. Issue an AUTO REFRESH command (Note this may be moved prior to step 13).
- 18. Wait at least ^tRFC time, only NOPs or DESELECT commands are allowed.
- 19. Although not required by the Micron device, JEDEC requires a LMR command to clear the DLL bit (set M8 = 0). If a LMR command is issued the same operating parameters should be utilized as in step 11.
- 20. Wait at least ^tMRD time, only NOPs or DESELECT commands are allowed.
- 21. At this point the DRAM is ready for any valid command. Note 200 clock cycles are required between step 11 (DLL Reset) and any READ command.



| Step | | | |
|--|-------------------|---|-------------------------------------|
| 1 | \langle | VDD and VDDQ Ramp | $\left\langle \right\rangle$ |
| | | V//X | |
| 2 | $\langle \rangle$ | Apply VREF and VTT | $\left.\right\rangle$ |
| | | V//λ | |
| 3 | $\langle \rangle$ | CKE must be LVCMOS Low | \rangle |
| | _ | V//X | _ |
| 4 | $\langle \rangle$ | Apply stable CLOCKs | |
| | <u> </u> | | |
| 5 | $\langle \rangle$ | Wait at least 200us | |
| | ~ | | ~ |
| 6 | $\langle \rangle$ | Bring CKE High with a NOP command | \rangle |
| | | | ~ |
| 7 | \langle | PRECHARGE ALL | \rangle |
| | ~ | V//X | ~ |
| 8 | $\langle \rangle$ | Assert NOP or DESELECT for ${}^{\ensuremath{T}}\ensuremath{RP}$ time | \rangle |
| | _ | V//X | ~ |
| 9 | $\langle \rangle$ | Configure Extended Mode Register | \rangle |
| | _ | V/// | _ |
| 10 | $\langle \rangle$ | Assert NOP or DESELECT for t MRD time | \rangle |
| | ~ | V/// | ~ |
| 11 | $\langle \rangle$ | Configure Load Mode Register and reset DLL | \rangle |
| | _ | V/// | _ |
| | | | |
| 12 | \langle | Assert NOP or DESELECT for ^t MRD time | \rangle |
| 12 | | Assert NOP or DESELECT for ^t MRD time | $\left\langle \right\rangle$ |
| 12 13 | \langle | | \rangle |
| | | V/// | $\left\langle \right\rangle$ |
| | | V/// | |
| 13 | | V/// PRECHARGE ALL V/// | |
| 13 | | V/// PRECHARGE ALL V/// | \rangle \rangle \rangle |
| 13 14 | | V/// PRECHARGE ALL V//// Assert NOP or DESELECT for ^t RP time V//// Issue AUTO REFRESH command V//// | |
| 13 14 | | Image: NOP or DESELECT for transmitted in the second se | |
| 13 14 15 16 | | Image: Nop or DESELECT for transmitted in the second se | |
| 13 14 15 | | Image: NOP or DESELECT for transmitted in the second se | |
| 13 14 15 16 17 | | Image: straight of the straight | |
| 13 14 15 16 | | Image: Nop or DESELECT for transmission Image: Nop or DESELECT for transmission Image: Nop or DESELECT for transmission Image: Nop or DESELECT commands for transmission | |
| 13 14 15 16 17 18 | | Image: straight of the straight | |
| 13 14 15 16 17 | | Image: straight of the straight | |
| 13 14 15 16 17 18 19 | | Image: PRECHARGE ALL PRECHARGE ALL Assert NOP or DESELECT for [†] RP time Image: Precent of the pre | |
| 13 14 15 16 17 18 | | Image: PRECHARGE ALL PRECHARGE ALL Image: PRECHARGE ALL Image: PRECHARGE ALL Image: Auton Descence of the time Image: Preceded of time | |
| 13 14 15 16 17 18 19 20 | | Image: PRECHARGE ALL PRECHARGE ALL Assert NOP or DESELECT for [†] RP time Image: Auton REFRESH command Image: Precent NOP or DESELECT commands for [†] RFC Assert NOP or DESELECT commands for [†] RFC Image: Precent NOP or DESELECT for [†] RFC time Image: Precent NOP or DESELECT for [†] RFC time Image: Precent NOP or DESELECT for [†] RFC time Image: Precent NOP or DESELECT for [†] RFC time Image: Precent NOP or DESELECT for [†] RFC time Image: Precent NOP or DESELECT for [†] MRD time Image: Precent NOP or DESELECT for [†] MRD time Image: Precent NOP or DESELECT for [†] MRD time | |
| 13 14 15 16 17 18 19 | | Image: PRECHARGE ALL PRECHARGE ALL Assert NOP or DESELECT for [†] RP time Image: Precent of the pre | |



SPD Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (as shown in Figure 12, Data Validity, and Figure 13, Definition of Start and Stop).

SPD Start Condition

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

SPD Stop Condition

All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.

Figure 12: Data Validity


SPD Acknowledge

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (as shown in Figure 14, Acknowledge Response From Receiver).

The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a WRITE operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode the SPD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.

SCL

Figure 13: Definition of Start and Stop










Table 17: EEPROM Device Select Code

Most significant bit (b7) is sent first

| SELECT CODE | | ICE TYPE | e identi | FIER | СН | RW | | |
|--------------------------------------|----|----------|----------|------|-----|-----|-----|----|
| | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Memory Area Select Code (two arrays) | 1 | 0 | 1 | 0 | SA2 | SA1 | SA0 | RW |
| Protection Register Select Code | 0 | 1 | 1 | 0 | SA2 | SA1 | SA0 | RW |

Table 18: EEPROM Operating Modes

| MODE | R₩ BIT | WC | BYTES | INITIAL SEQUENCE |
|----------------------|--------|------------|-------|---|
| Current Address Read | 1 | VIH or VIL | 1 | START, Device Select, $R\overline{W} = "1"$ |
| Random Address Read | 0 | VIH or VIL | 1 | START, Device Select, RW = "0", Address |
| | 1 | VIH or VIL | 1 | reSTART, Device Select, $R\overline{W} = "1"$ |
| Sequential Read | 1 | VIH or VIL | ≥ 1 | Similar to Current or Random Address Read |
| Byte Write | 0 | VIL | 1 | START, Device Select, $R\overline{W} = "0"$ |
| Page Write | 0 | VIL | ≤ 16 | START, Device Select, $R\overline{W} = "0"$ |








Table 19: Serial Presence-Detect EEPROM DC Operating Conditions

All voltages referenced to Vss; VDDSPD = +2.3V to +3.6V

| PARAMETER/CONDITION | SYMBOL | MIN | MAX | UNITS |
|--|--------|------------------------|--------------------|-------|
| SUPPLY VOLTAGE | Vddspd | 2.3 | 3.6 | V |
| INPUT HIGH VOLTAGE: Logic 1; All inputs | Vih | V DDSPD $\times 0.7$ | VDDSPD + 0.5 | V |
| INPUT LOW VOLTAGE: Logic 0; All inputs | VIL | -1 | VDDSPD $	imes$ 0.3 | V |
| OUTPUT LOW VOLTAGE: IOUT = 3mA | Vol | - | 0.4 | V |
| INPUT LEAKAGE CURRENT: VIN = GND to VDD | ILI | - | 10 | μA |
| OUTPUT LEAKAGE CURRENT: VOUT = GND to VDD | Ilo | - | 10 | μA |
| STANDBY CURRENT: SCL = SDA = VDD - 0.3V; All other inputs = VDD or Vss | Isb | - | 30 | μA |
| POWER SUPPLY CURRENT: SCL clock frequency = 100 KHz | Icc | _ | 2 | mA |

Table 20: Serial Presence-Detect EEPROM AC Operating Conditions

All voltages referenced to Vss; VDDSPD = +2.3V to +3.6V

| PARAMETER/CONDITION | SYMBOL | MIN | MAX | UNITS | NOTES |
|---|---------------------|-----|-----|-------|-------|
| SCL LOW to SDA data-out valid | ^t AA | 0.2 | 0.9 | μs | 1 |
| Time the bus must be free before a new transition can start | ^t BUF | 1.3 | | μs | |
| Data-out hold time | ^t DH | 200 | | ns | |
| SDA and SCL fall time | ^t F | | 300 | ns | 2 |
| Data-in hold time | ^t HD:DAT | 0 | | μs | |
| Start condition hold time | ^t HD:STA | 0.6 | | μs | |
| Clock HIGH period | ^t HIGH | 0.6 | | μs | |
| Noise suppression time constant at SCL, SDA inputs | tl | | 50 | ns | |
| Clock LOW period | ^t LOW | 1.3 | | μs | |
| SDA and SCL rise time | ^t R | | 0.3 | μs | 2 |
| SCL clock frequency | fSCL | | 400 | KHz | |
| Data-in setup time | ^t SU:DAT | 100 | | ns | |
| Start condition setup time | ^t SU:STA | 0.6 | | μs | 3 |
| Stop condition setup time | ^t SU:STO | 0.6 | | μs | |
| WRITE cycle time | ^t WRC | | 10 | ms | 4 |

NOTE:

- 1. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.
- 2. This parameter is sampled.
- 3. For a reSTART condition, or following a WRITE cycle.
- 4. The SPD EEPROM WRITE cycle time (^tWRC) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal erase/program cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistor, and the EEPROM does not respond to its slave address.



Table 21: Serial Presence-Detect Matrix

"1"/"0": Serial Data, "driven to HIGH"/" driven to LOW";notes appear on page 28

| BYTE | DESCRIPTION | ENTRY(VERSION) | MT8VDDT1664A | MT8VDDT3264A | MT8VDDT6464A |
|------|---|---|----------------|----------------|----------------|
| 0 | Number of SPD Bytes Used by Micron | 128 | 80 | 80 | 80 |
| 1 | Total Number of Bytes in SPD Device | 256 | 08 | 08 | 08 |
| 2 | Fundamental Memory Type | SDRAM DDR | 07 | 07 | 07 |
| 3 | Number of Row Addresses on Assembly | 12 or 13 | OC | 0D | 0D |
| 4 | Number of Column Addresses on Assembly | 10 or 11 | 0A | 0A | OB |
| 5 | Number of Physical Ranks on DIMM | 1 | 01 | 01 | 01 |
| 6 | Module Data Width | 64 | 40 | 40 | 40 |
| 7 | Module Data Width (Continued) | 0 | 00 | 00 | 00 |
| 8 | Module Voltage Interface Levels | SSTL 2.5V | 04 | 04 | 04 |
| 9 | SDRAM Cycle Time, ^t CK, (CAS Latency = 2.5) (See note 1) | 6ns (-335) 7ns (-262/-26A) 7.5ns (-265) | 60 70 75 | 60 70 75 | 60 70 75 |
| 10 | SDRAM Access From Clock, ^t AC, | 0.70ns (-335) | 70 | 70 | 70 |
| | (CAS Latency = 2.5) (See note 1) | 0.75ns(-262/-26A/-265) | 75 | 75 | 75 |
| 11 | Module Configuration Type | Unbuffered | 00 | 00 | 00 |
| 12 | Refrsh Rate/Type | 15.6 or 7.81µs/SELF | 80 | 82 | 82 |
| 13 | SDRAM Device Width (Primary SDRAM) | 8 | 08 | 08 | 08 |
| 14 | Error-checking SDRAM Data Width | None | 00 | 00 | 00 |
| 15 | Minimum Clock Delay, Back-to-Back Random Column Access | 1 | 01 | 01 | 01 |
| 16 | Burst Lengths Supported | 2, 4, 8 | OE | OE | OE |
| 17 | Number of Banks on SDRAM Device | 4 | 04 | 04 | 04 |
| 18 | CAS Latencies Supported | 2, 2.5 | OC | OC | 0C |
| 19 | CS Latency | 0 | 01 | 01 | 01 |
| 20 | WE Latency | 1 | 02 | 02 | 02 |
| 21 | SDRAM Module Attributes | | 20 | 20 | 20 |
| 22 | SDRAM Device Attributes: General | Fast / Concurrent AutoPrecharge | CO | CO | CO |
| 23 | SDRAM Cycle Time, ^t CK (CAS Latency = | 7.5ns (-335/-262/-26A) | 75 | 75 | 75 |
| | 2) (See note 1) | 10ns (-265) | A0 | A0 | A0 |
| 24 | SDRAM Access From CK, ^t AC (CAS | 7ns (-335) | 70 | 70 | 70 |
| | Latency = 2) (See note 1) | 7.5ns (-262/-26A/-265) | 75 | 75 | 75 |
| 25 | SDRAM Cycle Time, ^t CK, (CAS Latency = 1.5) | - | 00 | 00 | 00 |
| 26 | SDRAM Access From CK, ^t AC, (CAS Latency = 1.5) | - | 00 | 00 | 00 |
| 27 | Minimum Row Precharge Time, ^t RP (see | 18ns (-335) | 48 | 48 | 48 |
| | note 4) | 15ns (-262) | 3C | 3C | 3C |
| | | 20ns (-26A/-265) | 50 | 50 | 50 |
| 28 | MInimum Row Active To Row Active, | 12ns (-335) | 30 | 30 | 30 |
| 20 | ^t RRD | 15ns (-262/-26A/-265) | 3C | 3C | 3C |
| 29 | Minimum RAS# to CAS# Delay, ^t RCD (see note 4) | 18ns (-335) 20ns (-26A/-265) | 48 50 | 48 50 | 48 50 |
| 30 | Minimum RAS# Pulse Width, ^t RAS | 42ns (-335) | 2A | 2A | 2A |
| 30 | (See note 2) | 4211s (-335) 45ns (-262/-26A/-265) | 2A 2D | 2A 2D | 2A 2D |



Table 21: Serial Presence-Detect Matrix

"1"/"0": Serial Data, "driven to HIGH"/" driven to LOW";notes appear on page 28

| BYTE | DESCRIPTION | ENTRY(VERSION) | MT8VDDT1664A | MT8VDDT3264A | MT8VDDT6464A |
|--------|---|---|---------------|---------------|---------------|
| 31 | Module Rank Density | 128MB, 256MB, | 20 | 40 | 80 |
| | | 512MB | | | |
| 32 | Address And Command Setup Time, ^t IS | 0.8ns (-335) | 80 | 80 | 80 |
| | (See note 3) | 1.0ns (-262/-26A/-265) | | A0 | A0 |
| 33 | Address And Command Hold Time, ^t IH | 0.8ns (-335) | 80 | 80 | 80 |
| | (See note 3) | 1.0ns (-262/-26A/-265) | | A0 | A0 |
| 34 | Data/data Mask Input Setup Time, ^t DS | 0.45ns (-335) | 45 | 45 | 45 |
| | | 0.5ns (-262/-26A/-265) | | 50 | 50 |
| 35 | Data/Data Mask Input Hold Time, ^t DH | 0.45ns (-335) 0.5ns (-262/-26A/-265) | 45 50 | 45 50 | 45 50 |
| 36-40 | Reserved | 0.5115 (-202/-204/-205) | 00 | 00 | 00 |
| | | (0 | | | 3C |
| 41 | Minimum Active/ Auto Refresh Time, ^t RC | 60ns (-335/-262) 65ns (-26A/-265) | 3C 41 | 3C 41 | 3C 41 |
| 42 | Minimum Auto Refresh To Active/ Auto | 72ns (-335) | 48 | 48 | 48 |
| | Refresh Command Period, ^t RFC | 75ns (-262/-26A/-265) | 4B | 4B | 4B |
| 43 | Maximum Cycle Time, ^t CK (MAX) | 12ns (-335) | 30 | 30 | 30 |
| | | 13ns (-262/-26A/-265) | 34 | 34 | 34 |
| 44 | Maximum DQS-DQ Skew Time, ^t DQSQ | 0.45ns (-335) | 2D | 2D | 2D |
| | | 0.5ns (-262/-26A/-265) | | 32 | 32 |
| 45 | Maximum Read Data Hold Skew Factor, | 0.55ns (-335) | 55 | 55 | 55 |
| | tQHS | 0.75ns (-262/-26A/-265) | | 75 | 75 |
| 46 | Reserved | | 00 | 00 | 00 |
| 47 | DIMM Height | Standard/Low-Profile | 01/11 | 01/11 | 01/11 |
| 48–61 | Reserved | | 00 | 00 | 00 |
| 62 | SPD Revision | Release 1.0 | 10 | 10 | 10 |
| 63 | Checksum For Bytes 0-62 | -335 | 04/14 | 27/37 | 68/78 |
| | | -262 | 97/A7 | BA/CA | FB/0B |
| | | -26A -265 | C4/D4 | E7/F7 | 28/38 |
| () | Manufacturer/a IEDEC ID Cada | | F4/04 | 17/27 | 58/68 |
| 64 | Manufacturer's JEDEC ID Code | MICRON | 2C | 2C | 2C |
| 65-71 | Manufacturer's JEDEC ID Code (cont'd) | (continued) | FF 01 00 | FF | FF |
| 72 | Manufacturing Location | 1 - 12 | 01 - 0C | 01 - 0C | 01 - 0C |
| 73-90 | Module Part Number (ASCII) | | Variable Data | Variable Data | Variable Data |
| 91 | PCB Identification Code | | Variable Data | Variable Data | Variable Data |
| 92 | Identification Code (continued) | 0 | 00 | 00 | 00 |
| 93 | Year of Manufacture In BCD | | Variable Data | Variable Data | Variable Data |
| 94 | Week of Manufacture In BCD | | Variable Data | Variable Data | Variable Data |
| 95-98 | Module Serial Number | | Variable Data | Variable Data | Variable Data |
| 99-127 | Manufacturer-Specific Data (RSVD) | | - | _ | - |

NOTE:

1. Value for -26A ^tCK set to 7ns (0x70) for optimum BIOS compatibility. Actual device spec. value is 7.5ns.

2. The value of ^tRAS for -26A and -265 modules is calculated from ^tRC - ^tRP. Actual device spec. value is 40ns.

- 3. The JEDEC SPD specification allows fast or slow slew rate values for these bytes. The worst-case (slow slew rate) value is represented here. Systems requiring the fast slew rate setup and hold values are supported, provided the faster minimum slew rate is met.
- 4. The value of ^tRP, ^tRCD and ^tRAP for -335 modules indicated as 18ns to align with industry specifications; actual DDR SDRAM device specification is 15ns.






Figure 16: 184-Pin DIMM Dimensions – Standard PCB






Figure 17: 184-Pin DIMM Dimensions – Low-Profile PCB

All dimensions in inches (millimeters); MAX/MIN or typical where noted.

Data Sheet Designation

Released: This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices.

Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992 Micron, the M logo, and the Micron logo are trademarks and/or service marks of Micron Technology, Inc.