# **2A Very Low Ron Switches at Low Vin Voltage**

The NCP439 is a very low Ron MOSFET controlled by external logic pin, allowing optimization of battery life, and portable device autonomy.

This load switch is a best in class in term of  $R_{DS(on)}$  optimization at low  $V_{IN}$  voltage.

Due to a current consumption optimization with PMOS structure, leakage currents are eliminated by isolating connected IC's on the battery when not used.

Output discharge path is also embedded to eliminate residual voltages on the output.

Proposed in wide input voltage range from 1.0 V to 3.6 V, and a very small 0.96 x 0.96 mm WLCSP4, 0.5 mm pitch.

#### Features

- 1 V 3.6 V Operating Range
- 37 m $\Omega$  P MOSFET at 1.8 V
- DC Current Up to 2 A
- Output Auto–Discharge
- Active High EN Pin
- WLCSP4 0.96 x 0.96 mm
- This is a Pb–Free Device


#### **Typical Applications**


- Mobile Phones
- Tablets
- Digital Cameras
- GPS
- Portable Devices



# **ON Semiconductor®**

www.onsemi.com





(Top View)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 8 of this data sheet.





Figure 1. Typical Application Circuit

# PIN FUNCTION DESCRIPTION

Pin Name	Pin Number	Туре	Description
IN	A2	POWER	Load–switch input voltage; connect a 0.1 $\mu F$ or greater ceramic capacitor from IN to GND as close as possible to the IC.
GND	B1	POWER	Ground connection.
EN	B2	INPUT	Enable input, logic high turns on power switch.
OUT	A1	OUTPUT	Load–switch output; connect a 0.1 $\mu\text{F}$ ceramic capacitor from OUT to GND as close as possible to the IC is recommended.



# **BLOCK DIAGRAM**

Figure 2. Block Diagram

#### **MAXIMUM RATINGS**

Symbol	Rating	Value	Unit
V <sub>EN,</sub> V <sub>IN,</sub> V <sub>OUT</sub>	IN, OUT, EN, Pins	-0.3 to + 4.0	V
V <sub>IN,</sub> V <sub>OUT</sub>	From IN to OUT Pins: Input/Output	0 to + 4.0	V
ESD HBM	Human Body Model (HBM) ESD Rating are (Notes 1 and 2)	2500	V
ESD MM	Machine Model (MM) ESD Rating are (Notes 1 and 2)	250	V
ESD CDM	Charge Device Model (CDM) ESD Rating are (Notes 1 and 2)	2000	V
LU	Latch-up protection (Note 3) - Pins IN, OUT, EN	100	mA
TJ	Maximum Junction Temperature	-40 to + 125	°C
T <sub>STG</sub>	Storage Temperature Range	-40 to + 150	°C
MSL	Moisture Sensitivity (Note 4)	Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. According to JEDEC standard JESD22-A108.

According to JEDEC standard JESD22-A108.
This device series contains ESD protection and passes the following tests: Human Body Model (HBM) ±2.5 kV per JEDEC standard: JESD22-A114 for all pins. Machine Model (MM) ±250 V per JEDEC standard: JESD22-A115 for all pins. Charge Device Model (CDM) ±2.0 kV per JEDEC standard: JESD22-C101 for all pins.
Latch up Current Maximum Rating: ±100 mA per JEDEC standard: JESD78 class II.
Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020.

#### **OPERATING CONDITIONS**

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
V <sub>IN</sub>	Operational Power Supply			1.0		3.6	V
V <sub>EN</sub>	Enable Voltage			0		3.6	
T <sub>A</sub>	Ambient Temperature Range			-40	25	+ 85	°C
C <sub>IN</sub>	Decoupling input capacitor			0.1			μF
C <sub>OUT</sub>	Decoupling output capacitor			0.1			μF
$R_{\thetaJA}$	Thermal Resistance Junction to Air	WLCSP p	oackage (Note 5)		100		°C/W
I <sub>OUT</sub>	Maximum DC current					2	А
PD	Power Dissipation Rating (Note 6)	$T_A \le 25^{\circ}C$	WLCSP package		0.5		W
		T <sub>A</sub> = 85°C	WLCSP package		0.2		

5. The  $R_{\theta,JA}$  is dependent of the PCB heat dissipation and thermal via.

6. The maximum power dissipation (P<sub>D</sub>) is given by the following formula:

$$\mathsf{P}_\mathsf{D} = \frac{\mathsf{T}_\mathsf{JMAX} - \mathsf{T}_\mathsf{A}}{\mathsf{R}_{\theta\mathsf{J}\mathsf{A}}}$$

Symbol	Parameter	C	onditions	Min	Тур	Max	Unit
POWER SV	WITCH						
		V <sub>IN</sub> = 3.6 V	$T_A = 25^{\circ}C$		27	34	
			T <sub>J</sub> = 125°C			38	
		V <sub>IN</sub> = 3.3 V	$T_A = 25^{\circ}C$		28	35	
			$T_J = 125^{\circ}C$			40	
		V <sub>IN</sub> = 2.5 V	$T_A = 25^{\circ}C$		31	39	
R <sub>DS(on)</sub>	Static drain-source on-state resistance		$T_J = 125^{\circ}C$			45	mΩ
		V <sub>IN</sub> = 1.8 V	$T_A = 25^{\circ}C$		37	45	
			$T_J = 125^{\circ}C$			52	
		V <sub>IN</sub> = 1.2 V	$T_A = 25^{\circ}C$		54	70	
			$T_J = 125^{\circ}C$			76	
		V <sub>IN</sub> = 1.0 V	$T_A = 25^{\circ}C$		73	95	
R <sub>DIS</sub>	Output discharge path	EN = low	V <sub>IN</sub> = 3.3 V	55	67	95	Ω

**ELECTRICAL CHARACTERISTICS** Min and Max Limits apply for T<sub>A</sub> between  $-40^{\circ}$ C to  $+85^{\circ}$ C for <sub>VIN</sub> between 1.0 V to 3.6 V (Unless otherwise noted). Typical values are referenced to T<sub>A</sub> =  $+25^{\circ}$ C and V<sub>IN</sub> = 3.3 V (Unless otherwise noted).

## TIMINGS

T <sub>R</sub>	Output rise time		$\begin{array}{l} C_{LOAD} = 1 \ \mu\text{F}, \\ \text{R}_{LOAD} = 25 \ \Omega \ \text{From 10\%} \\ \text{to 90\% of } V_{OUT} \end{array}$	40	75	160	μs
T <sub>F</sub>	Output fall time	V <sub>IN</sub> = 3.3 V	$C_{LOAD}$ = 1 µF, R <sub>LOAD</sub> = 25 $\Omega$ (Note 7)	10	50	80	μs
T <sub>dis</sub>	Disable time		From EN vil to 90% V <sub>OUT</sub>		8.7		μs
T <sub>on</sub>	Gate turn on		Enable time + Output rise time	70	166	280	μs
T <sub>en</sub>	Enable time		From EN low to high to V <sub>OUT</sub> = 10% of fully on	30	66	120	μs

LOGIC PIN


V <sub>IH</sub>	High-level input voltage	V <sub>IN</sub> = 3.3 V	0.90		V
V <sub>IL</sub>	Low-level input voltage	V <sub>IN</sub> = 3.3 V		0.5	V

#### QUIESCENT CURRENT

		V <sub>IN</sub> = 3.3 V, EN = low, No load		0.02	1	
lQ	Current consumption	V <sub>IN</sub> = 3.3 V, EN = high, No load		1.6	4	μΑ


7. Parameters are guaranteed for  $C_{LOAD}$  and  $R_{LOAD}$  connected to the OUT pin with respect to the ground 8. Guaranteed by design and characterization, not production tested.







# **TYPICAL CHARACTERISTICS**





### FUNCTIONAL DESCRIPTION

#### Overview

The NCP439 is high side P channel MOSFET power distribution switch designed to isolate ICs connected on the battery in order to save energy. The part can be turned on, with a range of battery from 1.0 V to 3.6 V.

#### **Enable input**

Enable pin is an active high. The path is opened when EN pin is tied low (disable), forcing P MOS switch off.

The IN/OUT path is activated with a minimum of  $V_{IN}$  of 1.0 V and EN forced to high level.

#### Auto Discharge

N–MOSFET is placed between the output pin and GND, in order to discharge the application capacitor connected on OUT pin. The auto-discharge is activated when EN pin is set to low level (disable state).

The discharge path (Pull down NMOS) stays activated as long as EN pin is set at low level and  $V_{IN} > 1.0$  V.

In order to limit the current across the internal discharge N–MOSFET, the typical value is set at 65  $\Omega$ .

#### CIN and COUT Capacitors

IN and OUT, 100 nF, at least, capacitors must be placed as close as possible the part for stability improvement.

#### **APPLICATION INFORMATION**

#### **Power Dissipation**

Main contributor in term of junction temperature is the power dissipation of the power MOSFET. Assuming this, the power dissipation and the junction temperature in normal mode can be calculated with the following equations:

$$\mathsf{P}_{\mathsf{D}} = \mathsf{R}_{\mathsf{DS}(\mathsf{on})} \times \left(\mathsf{I}_{\mathsf{OUT}}\right)^2$$

P<sub>D</sub> R<sub>DS(on)</sub> I<sub>OUT</sub> = Power dissipation (W)
= Power MOSFET on resistance (Ω)
= Output current (A)

	J	D	0JA	A
T <sub>J</sub>	= Junc	tion te	mperat	ure (°C)
$R_{\theta JA}$	= Pack	age th	ermal r	esistance (°C/W)
T <sub>A</sub>	= Amb	oient te	emperat	ure (°C)

 $T_{I} = P_{D} \times R_{AIA} + T_{A}$ 

#### **PCB** Recommendations

The NCP439 integrates an up to 2 A rated PMOS FET, and the PCB design rules must be respected to properly evacuate the heat out of the silicon. By increasing PCB area, especially around IN and OUT pins, the  $R_{0JA}$  of the package can be decreased, allowing higher power dissipation.




Figure 9. Routing Example 1 oz, 2 Layers, 100°C/W




Figure 10. Routing Example 2 oz, 4 Layers, 60°C/W


## ORDERING INFORMATION

Device	Auto Discharge	Marking	Package	Shipping <sup>†</sup>
NCP439FCT2G	Yes	AY	WLCSP 0.96 x 0.96 mm (Pb–Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

WLCSP4, 0.96x0.96 CASE 567FG ISSUE O




NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS.

 CONTROLLING DIMENSION: MILLIMETERS
COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

CRO	CROWNS OF SOLDER B						
		MILLIMETERS MIN MAX					
DI	Λ						
Α		0.54	0.63				
A1		0.22	0.28				
A2	2	0.33	REF				
b		0.29	0.34				
D		0.96	BSC				
E		0.96 BSC					
е		0.50	BSC				

#### RECOMMENDED SOLDERING FOOTPRINT\*



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/dtl/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor hardness, eagle shat ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Empl

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NCP439/D