Passive Infrared (PIR) Detector Controller

The NCS36000 is a fully integrated mixed-signal CMOS device designed for low-cost passive infrared controlling applications. The device integrates two low-noise amplifiers and a LDO regulator to drive the sensor. The output of the amplifiers goes to a window comparator that uses internal voltage references from the regulator. The digital control circuit processes the output from the window comparator and provides the output to the OUT and LED pin.

Features

- 3.0 5.75 V Operation
- -40 to 85°C
- 14 Pin SOIC Package
- Integrated 2-Stage Amplifier
- Internal LDO to Drive Sensor
- Internal Oscillator with External RC
- Single or Dual Pulse Detection
- Direct Drive of LED and OUT
- This is a Pb–Free Device

Typical Applications

- Automatic Lighting (Residential and Commercial)
- Automation of Doors

VREF 6

OP1 P 5

OP1 N 4

OP1 0 3

OP2_N 2

OP2 0 1

OSC 13

• Motion Triggered Events (Animal photography)

1 DO &


Voltage References

Amplifier

Circuit

System

Oscillator





Window

Comparator

VDD 14

Digital

Control

Circuit

PIN FUNCTION DESCRIPTION

Pin No.	Pin Name	Description	
1	OP2_P	Output of second amplifier	
2	OP2_N	Inverting input of second amplifier	
3	OP1_O	Output of first amplifier	
4	OP1_N	Inverting input of first amplifier	
5	OP1_P	Non-inverting input of first amplifier	
6	VREF	Regulated voltage reference to drive sensor	
7	VSS	Analog ground reference.	
8	OUT	CMOS output (10 mA Max)	
9	LED	CMOS output to drive LED (10mA Max)	
10	xLED_EN	Active low LED enable input	
11	NC	No Connect	
12	MODE	Pin used to select pulse count mode	
13	OSC	External oscillator to control clock frequency	
14	VDD	Analog power supply	

ABSOLUTE MAXIMUM RATINGS

Rating		Value	Unit
Input Voltage Range (Note 1)		-0.3 to 6.0	V
Output Voltage Range		-0.3 to 6.0 V or (V _{in} + 0.3), whichever is lower	V
Maximum Junction Temperature	T _{J(max)}	140	°C
Storage Temperature Range	T _{STG}	–65 to 150	°C
ESD Capability, Human Body Model (Note 2)	ESD _{HBM}	2	kV
ESD Capability, Machine Model (Note 2)	ESD _{MM}	200	V
Lead Temperature Soldering Reflow (SMD Styles Only), Pb-Free Versions (Note 3)	T _{SLD}	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114)

ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115)

Latchup Current Maximum Rating: ≤150 mA per JEDEC standard: JESD78 3. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D

THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, DFN6, 3x3.3 mm (Note 4) Thermal Resistance, Junction-to-Air (Note 5) Thermal Reference, Junction-to-Lead2 (Note 5)	R _{θJA} R _{ΨJL}	Will be Completed once package and power consumption is finalized	°C/W
Thermal Characteristics, TSOP-5 (Note 4) Thermal Resistance, Junction-to-Air (Note 5)		See note above.	°C/W

4. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

5. Values based on copper area of 645 mm² (or 1 in²) of 1 oz copper thickness and FR4 PCB substrate.

OPERATING RANGES (Note 6)

Rating		Symbol	Min	Тур	Max	Unit
Analog Power Supply		V _{DD}	3.0	5.0	5.75	V
Analog Ground Reference		V _{SS}		0.0	0.1	V
Supply Current (Standby, No Loads)		I _{DD}			170μ	А
Digital Inputs (MODE)		V _{ih}	0.7 * V _{DD}	V _{DD}	V _{DD} + 0.3	V
		V _{il}	VSS		V _{DD} * 0.28	
Digital Output (OUT, LED)	Push-Pull Output (10 mA Load)	V _{oh}	0.67 * V _{DD}		V _{DD}	V
		V _{ol}	VSS		V _{DD} * 0.3	
OP1_P (Sensor Input) (Note 7)		AMP 1 IN	0.1		V _{DD} - 1.1	V
Ambient Temperature		T _A	-40		85	°C

Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
Guaranteed By Design (Non-tested parameter).

ELECTRICAL CHARACTERISTICS V_{in} = 1 V, C_{in} = 100 nF, C_{out} = 100 nF, for typical values T_A = 25°C; unless otherwise noted.

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
LDO Voltage Reference			•			
Output Voltage	V_{DD} = 3.0 V to 5.75 V	VREF	2.6	2.7	2.8	V
Supply Current	$V_{DD} = 3.0 \text{ V to } 5.75 \text{ V}$	IREF		20	50	μA
Comparator High Trip Level		V _h	2.413	2.5	2.588	V
Comparator Low Trip Level		VI	1.641	1.7	1.760	V
Reference voltage for non-inverting input of second amplifier		V _m	2.007	2.1	2.174	V
System Oscillator			•			
Oscillator Frequency	V_{DD} = 5.0 V R ₃ = 220 kΩ C ₂ = 100 nF	OSC		62.5		Hz
Window Comparator						
Lower Trip Threshold	See VI above					
Higher Trip Threshold	See Vh above					
Differential Amplifiers (Amplifier Circuit)						
DC Gain	V _{DD} = 5.0 V (Note 8)	Av	80			dB
Common-mode Input Range	V _{DD} = 5.0 V (Note 8)	CMIR	0.1		V _{DD} – 1.1	V
Power Supply Rejection Ratio	V _{DD} = 5.0 V (Note 8)	PSRR		60		dB
Output Drive Current	V _{DD} = 5.0 V (Note 8)	I _{out1}			25	μA
POR						
POR Release Voltage		V _{POR}	1.35		2.85	V

8. Guaranteed By Design (Non-tested parameter).

APPLICATIONS INFORMATION

Oscillator

The oscillator uses an external resistor and capacitor to set the system clock frequency. Multiple clock frequencies can be selected using different combinations of resistors and capacitors. Figure 2 shows a simplifier block diagram for the system oscillator.




Figure 2. Block Diagram of System Oscillator Circuit

LDO Regulator

The LDO regulator provides the reference voltage for the sensor and all other analog blocks within the system. The nominal voltage reference for the sensor is 2.7 V $\pm 5\%$. An external capacitor is needed on the VREF pin to guarantee stability of the regulator.

Differential Amplifiers

The two differential amplifiers can be configured as a bandpass filter to condition the PIR sensor signal for the post digital signal processing. The cutoff frequencies and passband gain are set by the external components. See Figure 5.




Figure 3. Plot Showing Typical Magnitude Response of Differential Amplifiers When Configured as a Bandpass Filter

Window Comparator

The window comparator compares the voltage from the second differential amplifier to two reference voltages from the LDO regulator. COMP_P triggers if OP2_O is greater than the Vh voltage and COMP_N triggers if OP2_O is lower than the Vl voltage. See Figures 4 and 5.




Figure 4. Plot Showing Functionality of Window Comparator for an Analog Input OP2_O




Figure 5. Figure Showing Simplified Block Diagram of Analog Conditioning Stages

Digital Signal Processing Block (all times assume a 62.5 Hz system oscillator frequency)

The digital signaling processing block performs three major functions.

The first function is that the device toggles LED during the start-up sequencing at approximately two hertz regardless of the state of the XLED_EN pin. The startup sequence lasts for thirty seconds. During that time the OUT pin is held low regardless of the state of OP2_O.

The second function of the digital signal processing block is to insure a certain glitch width is seen before OUT is toggled. The digital signal processing block is synchronous with the system oscillator frequency and therefore the deglitch time is related to when the comparators toggle within the oscillator period. A signal width less than two clock period is guaranteed to be deglitched as a zero. A signal width of greater than three clock cycles is guaranteed to be de–glitched. It should be noted that down–sampling can occur if sufficient anti–aliasing is not performed at the input of the circuit (OPI_P) or if noise is injected into the amplifiers, an example would be a noisy power supply. The third function of the digital signal processing block is to recognize different pulse signatures coming from the window comparator block. The device is equipped with two pulse recognition routines. Single pulse mode (MODE tied to VSS) will trigger the OUT pin if either comparator toggles and the deglitch time is of the appropriate length. (See Figure 6). Dual pulse mode (MODE tied to V_{DD}) requires two pulses with each pulse coming from the opposite comparator to occur within a timeout window of five seconds (See Figure 7). If the adjacent pulses occur outside the timeout window then the digital processing block will restart the pulse recognition routine (Figure 8).

xLED_EN Pin

The xLED_EN pin enables the LED output driver when motion has been detected. If xLED_EN is tied high the LED pin will not toggle after motion is detected. If the xLED_EN is tied low the LED pin will toggle when motion is detected. During start-up the LED pin will toggle irrespective of how the xLED_EN pin is tied. (See Figure 6).




Figure 6. Timing Diagram for Single–Pulse Mode Detection




Figure 7. Timing Diagram for Dual–Pulse Mode Detection




Figure 8. Timing Diagram for Two Pulses Outside Timeout Window




Figure 9. Typical Application Diagram Using NCS36000

R1 = 10 kΩ	C1 = 33 μF	J1 (Jumper for xLED_EN)
R2 = 560 kΩ	C2 = 10 nF	J2 (Jumper for Mode Select)
R3 = 10 kΩ	C3 = 33 µF	D1 (LED)
R4 = 560 kΩ	C4 = 10 nF	
R5 = 43 kΩ	C5 = 100 nF	
R6 = 1 kΩ	C6 = 100 nF	
R7 = 220 kΩ	C7 = 100 nF	

- 9. R1, C1, R2, C2, R3, C3, R4, C4 setup bandpass filter characteristics. With components as shown above the passband gain is approximately 70 dB with the 3 dB cutoff frequency of the filter at approximately 700 mHz and 20 Hz.
- 10. R4 can be replaced by a potentiometer to adjust sensitivity of system. Note dynamically changing R4 will also change the pole location for the second amplifier.

11. R5 and C5 are sensor dependant components and R6 may need to be adjusted to guarantee the AMP 1 IN parameter outlined within the Operating Ranges section of this document.


12. R7 and C7 may be adjusted to change the oscillator frequency. R7 may not be smaller than 50 k Ω .

ORDERING INFORMATION

Device	Package	Shipping [†]
NCS36000DG	SOIC-14 (Pb-Free)	55 Units / Rail
NCS36000DRG	SOIC-14 (Pb-Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ScILLC's product/patent coverage may be accessed at www.onsemicom/site/pdf/Patent–Marking.pdf. reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implexit into the body or other application by surgering values and the support or surgical implexit into the source or surgical implexit into the SCILLC products are not designed. surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly. any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Order Literature: http://www.onsemi.com/orderlit

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

INCHES MIN MAX

0.050 BSC

0 °

0.344

0.157

For additional information, please contact your local Sales Representative